Design and Calibration of a Small-Footprint, Low-Frequency, and Low-Power Gate Leakage Timer Using Differential Leakage Technique
نویسندگان
چکیده
منابع مشابه
Low Leakage Circuits Design with Optimized Gate- length Biasing
With the technology process scaling, leakage power dissipation is becoming a growing number of percentage in total power dissipation. This study presents a new method in the gate-length biasing technique to achieve a cost-effective gate-length with a most benefit between leakage reduction and delay increasing. With the optimized gate-length, typical combinational and sequential circuits are rea...
متن کاملAdaptive Mode-Control: A Low-Leakage, Power-Efficient Cache Design
With the advent of deep sub-micron circuit technology, the ratio of static-to-dynamic power in on-chip memories has become an increasingly important issue. At the circuit level, designers propose low-leakage SRAM operation modes (i.e., sleep mode or standby mode) and at architecture level, there are increasing interests in how to efficiently integrate such features into the design. In this pape...
متن کاملDesign of Ultra-low Leakage Power Sequential Circuits
Reduction in leakage power has become an important concern in low-voltage, low-power, and highperformance applications. International Technology Roadmap for Semiconductors projects that leakage power consumption may come to dominate total chip power consumption as the technology feature size shrinks. A novel approach for ultra-low leakage CMOS circuit structure is “Sleepy keeper.” Sleepy keeper...
متن کاملDesign and Power-Performance Optimization of A Low Leakage Serial CAM by using DTCMOS Technique and Transistor Stacks
The Content Addressable Memory (CAM) is a class of memory that allows access by data instead of by physical address. On a read access to a CAM, embedded into a processor cache, each word is compared in a broadcast mode, to see if it matches the requested data; thus requiring only one access. Due to their parallel pattern matching property, CAMs are gaining increasing importance over Random Acce...
متن کاملA Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuitst
Abstract In order to reduce the power dissipation of CMOS products, semiconductor manufacturers are reducing the power supply voltage. This requires that the transistor threshold voltages be reduced as well to maintain adequate performance and noise margins. However, this increases the subthreshold leakage current of p and n MOSFETs, which starts to offset the power savings obtained from power ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Transactions on Electronics
سال: 2019
ISSN: 0916-8524,1745-1353
DOI: 10.1587/transele.2018cdp0005