Demonstration of a compressive-sensing Fourier-transform on-chip spectrometer
نویسندگان
چکیده
منابع مشابه
Compressive Fourier Transform Spectroscopy
We describe an approach based on compressive-sampling which allows for a considerable reduction in the acquisition time in Fourier-transform spectroscopy. In this approach, an N-point Fourier spectrum is resolved from much less than N time-domain measurements using a compressive-sensing reconstruction algorithm. We demonstrate the technique by resolving sparse vibrational spectra using <25% of ...
متن کاملBirefringent Fourier-transform imaging spectrometer.
Fourier-transform imaging spectrometers offer important advantages over other spectral imaging modalities, such as, a wider free spectral range, higher spectral resolutions and, in low-photon-flux conditions, higher signal-to-noise ratios can be achieved. Unfortunately, for application in harsh environments, deployment of Fourier-transform instruments based on traditional moving-mirror interfer...
متن کاملParameter Estimation of LFM Signal Based on Bayesian Compressive Sensing via Fractional Fourier Transform
Compressive Sensing (CS) theory breaks through the limitations of traditional Nyquist sampling theorem, accomplishes the compressive sampling and reconstruction of signals based on sparsity or compressibility. In this paper CS is presented in a Bayesian framework for linear frequency modulated (LFM) cases whose likelihood or priors are usually Gaussian. In order to decrease the sampling pressur...
متن کاملA 64 point fourier transform chip pdf
A 64-Point Fourier Transform Chip for High-Speed. Plications compared to the conventional radix-2 64-point FFT algorithm. Tbfft1V002.pdf. A 64-Point Fourier Transform Chip for Video. Motion Compensation Using Phase Correlation. Colin Chiu Wing Hui, Tiong Jiu Ding.A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM. The core area of this chip is 6. 8 mm2.low-powe...
متن کاملA Discrete Fourier-Cosine Transform Chip
An 8-point Fourier-cosine transform chip designed for a data rate of 100 Mbits/s is described. The top-down design is presented step by step, including algorithm modification for VLSI suitability, architectural choices, testing overhead, internal precision assignments, mask generation,, and finally, verification of the layout. A high-level language (C) design tool was developed concurrently wit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Optics Letters
سال: 2017
ISSN: 0146-9592,1539-4794
DOI: 10.1364/ol.42.001440