Complete formal verification of the PSTM transaction Scheduler
نویسندگان
چکیده
State of the art formal verification is based on methods and its goal proving given correctness properties. For example, a PSTM scheduler was modeled in CSP order to prove deadlock-freeness starvation-freeness. However, as this paper shows, using solely not sufficient. Therefore, we propose complete trustworthy software, which jointly uses model testing. As an first test previous transaction by comparing checker PAT results with manually derived expected results, for workloads. Next, according testing, correct extend model. Finally, new model, analyze performance online scheduling algorithms from perspective relative speedup.
منابع مشابه
Design and formal verification of DZMBE+
In this paper, a new broadcast encryption scheme is presented based on threshold secret sharing and secure multiparty computation. This scheme is maintained to be dynamic in that a broadcaster can broadcast a message to any of the dynamic groups of users in the system and it is also fair in the sense that no cheater is able to gain an unfair advantage over other users. Another important feature...
متن کاملWeb Service Choreography Verification Using Z Formal Specification
Web Service Choreography Description Language (WS-CDL) describes and orchestrates the services interactions among multiple participants. WS-CDL verification is essential since the interactions would lead to mismatches. Existing works verify the messages ordering, the flow of messages, and the expected results from collaborations. In this paper, we present a Z specification of WS-CDL. Besides ve...
متن کاملASETS: A Self-Managing Transaction Scheduler
User satisfaction determines the success of webdatabase applications. User satisfaction can be expressed in terms of expected response time or expected delay. Given the bursty and unpredictable behavior of web user populations, we model user requests as transactions with softdeadlines. For such a model of user requests with softdeadlines, the hit ratio is not the most expressive metric. Instead...
متن کاملFormal Verification of the
We describe an approach to hardware verification in the context of our recent success in formally verifying the description of an image processing chip currently under development at Research Triangle Institute. We demonstrste that our approach, which uses an implementation of an equational approach to theorem proving developed by Kapur and Narendran, can be a viable alternative to simulation. ...
متن کاملFormal Verification Made Easy Why Formal Verification?
Formal verification (Fv) is considered by many to be complicated and to require considerable mathematical knowledge for successful application. We have developed a methodology in which we have added formal verification to the verification process without requiring any knowledge of formal verification languages. We use only finite-state machine notation, which is familiar and intuitive to design...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computer Science and Information Systems
سال: 2023
ISSN: ['1820-0214', '2406-1018']
DOI: https://doi.org/10.2298/csis210908058p