CMOS Compatible Low Power Consumption Ferroelectric Synapse for Neuromorphic Computing
نویسندگان
چکیده
With the development of bioelectronics, brain-inspired artificial synapses become more and important. To simulate synapse, a HfAlO ferroelectric tunnel junction (FTJ) was fabricated, which can short-term synaptic plasticity for neuromorphic computing. The devices realize function with low power consumption about 7.15 aJ per event. Moreover, to explore effect oxygen defects on properties HfAlO-based device, first-principle analysis further carried out. These results pave way hafnium-based devices.
منابع مشابه
Low-Power Adder Design for Nano-Scale CMOS
A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.
متن کاملLow-cost, CMOS compatible, Ta2O5-based hemi-memristor for neuromorphic circuits
In the past, tantalum oxide devices have been used to create non-volatile digital memories, whilst neglecting the analogue memristive characteristics of such devices. In this Letter, it is shown that these devices can provide a low-cost, low-power solution for hemi-memristive devices, when used in their pre-formed, memristive region, whilst being fully CMOS compatible. Furthermore, measurements...
متن کاملCMOS compatible transformer power combiner
Introduction: Power amplifiers are a key building block in any radio transceiver, usually necessitating a multi-chip module solution owing to the requirement of a specialised process with high voltage breakdown and low-loss passive components. Several researches have demonstrated that CMOS technology is a viable option for implementation of the power amplifier. Fully integrated transformer base...
متن کاملCMOS and Memristor Technologies for Neuromorphic Computing Applications
In this work, I present a CMOS implementation of a neuromorphic system that aims to mimic the behavior of biological neurons and synapses in the human brain. The synapse is modeled with a memristor-resistor voltage divider, while the neuron-emulating circuit (“CMOS Neuron”) comprises transistors and capacitors. The input aggregation and output firing characteristics of a CMOS Neuron are based o...
متن کاملA CMOS Buffer without Short Circuit Power Consumption for Low Power Application
A new CMOS buffer without short-circuit power consumption is proposed. In this work, the gate-driving signal of the output pull-up (pull-down) transistor is fed back to the output pull-down (pull-up) transistor to get tri-state output momentarily, eliminating the short-circuit power consumption. The TSPICE simulations are used to verify the operation of the buffer. It is observed that the power...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Electron Device Letters
سال: 2023
ISSN: ['1558-0563', '0741-3106']
DOI: https://doi.org/10.1109/led.2023.3234690