منابع مشابه
Voltage and Level-Shifter Assignment Driven Floorplanning
Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead(ILO), and should be considered at both floorplanning and post-floorplanning stages. In th...
متن کاملConstraint-Driven Floorplanning based on Genetic Algorithm
With resent advances of Deep Sub Micron technologies, the floorplanning problem is an essential design step in VLSI layout design and it is how to place rectangular modules as density as possible. In this paper, we propose a novel constraint driven floorplanning technique based on Genetic Algorithm (GA). Many works have done for the floorplanning problem using GA. However, no studies have ever ...
متن کاملInterconnect-Driven Floorplanning with Fast Global Wiring Planning and Optimization
This paper presents an interconnect-driven floorplanning (IDFP) flow and algorithm integrated with multi-layer global wiring planning (GWP). It considers a number of interconnect performance optimizations during floorplanning, including interconnect topology optimization, layer assignment, buffer insertion, wire sizing and spacing. It also includes fast routability estimation and performance-dr...
متن کاملA New Implementation of Multilevel Framework for Interconnect-Driven Floorplanning
for Interconnect-Driven Floorplanning Zheng Xu , Song Chen , Takeshi Yoshimura 1 and Yong Fang 2 1 Graduate School of Information, Production and Systems, Waseda University, Japan Hibikino2-6-317, Wakamatsu, Kitakyushu, Fukuoka 808-0135, Japan 2 School of Communication and Information Engineering, Shanghai University, China Yanchang Road 149, Shanghai 200072, China E-mail: [email protected]....
متن کاملA New Schematic-driven Floorplanning Algorithm for Analog Cell Layout
This paper describes a new schematlc-driven floorplanning algorithm. This algorithm improves on initial constructive placement iteratively not only by selecting the best orientation for the module cells , but also optlmising the floorplan topology through local transformations applied to the polar graph representation of the floorplan. The transformations are easy to implement, efficient to per...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2004
ISSN: 0278-0070
DOI: 10.1109/tcad.2004.836728