منابع مشابه
Charge-based analog circuits for reconfigurable smart sensory systems
DEDICATION To my loving family ... ACKNOWLEDGMENTS I would like to express my sincere gratitude to everyone who has supported and helped me during my long journey of pursuing Ph.D. degree. Without them, I would not have made it this far. First of all, I would like to thank my advisor, Dr. Paul Hasler, for giving me all the opportunities at Georgia Tech in all aspects along with his invaluable g...
متن کاملTunable Analog and Reconfigurable Digital Circuits with Nanoscale DG-MOSFETs
1.1 CMOS downscaling to DG-MOSFETs As device scaling aggressively continues down to sub-32nm scale, MOSFETs built on Silicon on Insulator (SOI) substrates with ultra-thin channels and precisely engineered source/drain contacts are required to replace conventional bulk devices (Celler & Cristoloveanu, 2009). Such SOI MOSFETs are built on top of an insulation (SiO2) layer, reducing the coupling c...
متن کاملOn-chip Evolutionary Synthesis of Reconfigurable Analog Computing Circuits
The paper presents a Fielri Programmable Transistor Array (FPTA), developed as an experimental platform for implementing flexible, reconjigurable amlog computing. Parasitic effects of impedect switches interconnecting transistors deteriorate the pedormance of conventional designs when mapped to the FPTA. However, working design solutwns can be obkained through a search procedure guided by evolu...
متن کاملAnalog Circuits
this case weakly causal systems can be used. We will not go into Multiport Approach to Multiple-Fault Location in this any further and we refer to [4] for the details. Analog Circuits The estimator (4) which has been built based on the matrix K(s), constructed above, can be implemented as a Roesser model again and then we have obtained an estimator for R,, in the model (1). J. A. STARZYK AND J....
متن کاملReconfigurable and Cascadable Analog Neuroprocessor
Artificial neural network paradigms have shown the capabilities of performing input-output mapping operations even where the transformation rules are not formally defined, are partially known, or are ill-defined. For high speed processing of such information, hardware implementation sarerequired. At the Jet propulsion Laboratory (JPL), reconfigurable and cascadable building block chips have bee...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Electronics and Telecommunications
سال: 2014
ISSN: 0867-6747
DOI: 10.2478/eletel-2014-0002