An Integrated Hardware Array for Very High Speed Logic Simulation
نویسندگان
چکیده
منابع مشابه
High-Speed Programmable Logic Array Adders
Programmable Logic Array (PLA) adders are described which petform an addition in one cycle with a single pass through a PLA and require a reasonable number ofproduct terms for an 8-, 16-, or even a 32-bit adder. The PLA features two-bit input decoders feeding an AND array followed by an OR array whose outputs are pairwise Exclusive-oRed. Carrylook-ahead adder equations, adapted to the PLA to re...
متن کاملHigh-Speed Dynamic Programmable Logic Array Chip
This paper describes the circuit design of a programmable logic array chip using four-phase dynamic circuits, operating at a nominal cycle time of 230 nanoseconds. Bootstrap circuit techniques are used to obtain high function and performance by satisfying some special requirements of PLA designs. These include a simple means for two-bit partitioning of the data inputs, a noninverting buffer cir...
متن کاملA Reconfigurable Hardware Tool for High Speed Network Simulation
Estimation of rare events probabilities (such as loss rate) in high speed network remains in most cases an open problem. To address this problem, a exible hardware testbed for simulation of ATM-based networks has been used. The goal of this article is to present this simulation technique. It is shown that this technique can be used to highlight rare events, such as realistic packet loss probabi...
متن کاملan application of fuzzy logic for car insurance underwriting
در ایران بیمه خودرو سهم بزرگی در صنعت بیمه دارد. تعیین حق بیمه مناسب و عادلانه نیازمند طبقه بندی خریداران بیمه نامه براساس خطرات احتمالی آنها است. عوامل ریسکی فراوانی می تواند بر این قیمت گذاری تاثیر بگذارد. طبقه بندی و تعیین میزان تاثیر گذاری هر عامل ریسکی بر قیمت گذاری بیمه خودرو پیچیدگی خاصی دارد. در این پایان نامه سعی در ارائه راهی جدید برای طبقه بندی عوامل ریسکی با استفاده از اصول و روش ها...
High-Speed MARS Hardware
Abstract. High-speed MARS encryption/decryption hardware was developed using a 0.18μm IBM CMOS technology. In order to boost performance, a special adder and multiplier was designed by optimizing the adder block structure and interconnections between adder cells using signal delay profiles. A description of the hardware including block diagrams and data flow diagrams is presented. One of the mo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 1996
ISSN: 1065-514X,1563-5171
DOI: 10.1155/1996/13931