An Instruction-Level Power Analysis Model with Data Dependency
نویسندگان
چکیده
منابع مشابه
An Improved Instruction-Level Power Model for ARM11 Microprocessor
The power and energy consumed by a chip has become the primary design constraint for embedded systems, which has led to a lot of work in hardware design techniques such as clock gating and power gating. The software can also affect the power usage of a chip, hence good software design can be used to reduce the power further. In this paper we present an instruction-level power model based on an ...
متن کاملInstruction level power model of microcontrollers
In the design of low power systems, it is important to analyze and optimize both the hardware and the software component of the system. To evaluate the software component of the system, a good instruction-level energy model is essential. In this paper we present a methodology for instruction level modelling of microcontrollers using gate level power estimation tools. We use the microcontroller,...
متن کاملData-Dependency Graph Transformations for Instruction Scheduling
Instruction scheduling is one of the most important code optimizations because of its role in increasing processor utilization. Instruction scheduling reorders instructions to minimize pipeline stalls while preserving program semantics. For realistic processor models, this problem is NP-hard, and numerous heuristic and optimal (enumerative) techniques have been proposed. Heuristics can sometime...
متن کاملInstruction Level Power Analysis and Optimization of Software
The increasing popularity of power constrained mobile computers and embedded computing applications drives the need for analyzing and optimizing power in all the components of a system. Software constitutes a major component of today's systems, and its role is projected to grow even further. Thus, an ever increasing portion of the functionality of today's systems is in the form of instructions,...
متن کاملPower Analysis and Instruction
TOBUREN, MARK CHRISTOPHER. Power Analysis and Instruction Scheduling for Reduced di/dt in the Execution Core of High-Performance Microprocessors. (Under the direction of Dr. Thomas M. Conte.) Power dissipation is becoming a rst-order design issue in high-performance microprocessors as clock speeds and transistor densities continue to increase. As power dissipation levels rise, the cooling and r...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 2001
ISSN: 1065-514X,1563-5171
DOI: 10.1155/2001/82129