An Efficient Inter-FPGA Routing Exploration Environment for Multi-FPGA Systems
نویسندگان
چکیده
منابع مشابه
A novel and efficient routing architecture for multi-FPGA systems
Multi-FPGA systems (MFSs) are used as custom computing machines, logic emulators and rapid prototyping vehicles. A key aspect of these systems is their programmable routing architecture which is the manner in which wires, FPGAs and Field-Programmable Interconnect Devices (FPIDs) are connected. Several routing architectures for MFSs have been proposed [Arno92] [Butt92] [Hauc94] [Apti96] [Vuil96]...
متن کاملMesh Routing Topologies for Multi-FPGA Systems
There is currently great interest in using fixed arrays of FPGAs for logic emulators, custom computing devices, and software accelerators. An important part of designing such a system is determining the proper routing topology to use to interconnect the FPGAs. This topology can have a great effect on the area and delay of the resulting system. Tree, Bipartite Graph, and Mesh interconnection sch...
متن کاملAn Efficient LUT Design on FPGA for Memory-Based Multiplication
An efficient Lookup Table (LUT) design for memory-based multiplier is proposed. This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...
متن کاملRouting on Switch Matrix Multi-FPGA Systems
In this paper, we address the problem of routing nets on multi-FPGA systems interconnected by a switch matrix. Switch matrices were introduced to route signals going from one channel to another inside the FPGA chips. We extend the switch matrix architecture proposed by Zhu et al. [1] to route nets between FPGA chips in a multi-FPGA system. Given a limited number of routing resources in the form...
متن کاملOptimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems
Article / Book Information 論題(和文) Title(English) Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems 著者(和文) 稲木 雅人, 高島 康裕, 中村 祐一, 高橋 篤司 Authors(English) Masato Inagi, Yasuhiro Takashima, Yuichi Nakamura, Atsushi Takahashi 出典(和文) , Vol. E91-A, No. 12, pp. 3539-3547 Citation(English) IEICE Trans. Fundamentals, Vol. E91-A, No. 12, pp. 3539-3547 発行日 / ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2018
ISSN: 2169-3536
DOI: 10.1109/access.2018.2873041