Adaptive Memory Controller for High-performance Multi-channel Memory
نویسندگان
چکیده
منابع مشابه
Memory Controller Memory Controller CPU
In its most general form, interconnection networks are a central component of all computing and communication systems from the internal interconnects of chip-scale embedded architectures to geographic-scale systems such as wide area networks and the internet. This section focuses on interconnection networks as they are used in multiprocessor and multicore systems. Specifically, the section addr...
متن کاملA Flexible High-Bandwidth Low-Latency Multi-Port Memory Controller
Multi-port memory controllers (MPMCs) have become increasingly important in many modern applications due to the tremendous growth in bandwidth requirement. Many approaches so far have focused on improving either the memory access latency or the bandwidth utilization for specific applications. Moreover, the application systems are likely to require certain adjustments to connect with an MPMC, si...
متن کاملX A Real-Time Multi-Channel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels
Ever increasing demands for main memory bandwidth and memory speed/power trade-off led to the introduction of memories with multiple memory channels, such as Wide IO DRAM. Efficient utilization of a multi-channel memory as a shared resource in multi-processor real-time systems depends on mapping of the memory clients to the memory channels according to their requirements on latency, bandwidth, ...
متن کاملMulti-channel Bayesian Adaptive Resonance Associate Memory for on-line topological map building
In this paper, a new network is proposed for automated recognition and classification of the environment information into regions, or nodes. Information is utilized in learning the topological map of an environment. The architecture is based upon a multi-channel Adaptive Resonance Associative Memory (ARAM) that comprises of two layers, input and memory. The input layer is formed using the Multi...
متن کاملAdaptive Performance-Aware Distributed Memory Caching
Distributed in-memory caching systems such as memcached have become crucial for improving the performance of web applications. However, memcached by itself does not control which node is responsible for each data object, and inefficient partitioning schemes can easily lead to load imbalances. Further, a statically sized memcached cluster can be insufficient or inefficient when demand rises and ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: JSTS:Journal of Semiconductor Technology and Science
سال: 2016
ISSN: 1598-1657
DOI: 10.5573/jsts.2016.16.6.808