A parallel radix-4 block cyclic reduction algorithm
نویسندگان
چکیده
منابع مشابه
A Parallel Block Cyclic Reduction Algorithm for the Fast Solution of Elliptic Equations
This paper presents an adaptation of the Block Cyclic Reduction (BCR) algorithm for a multi-vector processor. The main bottleneck of BCR lies in the solution of linear systems whose coefficient matrix is the product of tridiagonal matrices. This bottleneck is handled by expressing the rational function corresponding to the inverse of this product as a sum of elementary fractions. As a result th...
متن کاملAn Efficient Parallel Block-Reduction Algorithm
In this paper, we present a new parallel block-reduction algorithm for reducing lattice bases which allows the use of an arbitrarily chosen block-size between two and n where n denotes the dimension of the lattice. Thus, we are building a hierarchy of parallel lattice basis reduction algorithms between the known parallel all-swap algorithm which is a parallelization for block-size two and the r...
متن کاملA New Radix - 4 Fft Algorithm
The Radix-4 Fast Fourier Transform (FFT) is widely accepted for signal processing applications in wireless communication system. Here, we present a new Radix-4 FFT which reduces the operational count by 6% lesser than standard Radix-4 FFT without losing any arithmetic accuracy. Simulation results are also given for the verification of the algorithm.
متن کاملHigh speed Radix-4 Booth scheme in CNTFET technology for high performance parallel multipliers
A novel and robust scheme for radix-4 Booth scheme implemented in Carbon Nanotube Field-Effect Transistor (CNTFET) technology has been presented in this paper. The main advantage of the proposed scheme is its improved speed performance compared with previous designs. With the help of modifications applied to the encoder section using Pass Transistor Logic (PTL), the corresponding capacitances o...
متن کاملA New Vlsi Architecture of Parallel Multiplier Based on Radix-4 Modified Booth Algorithm Using Vhdl
Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger areas. In our project we try to determine the best solution to this pro...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Numerical Linear Algebra with Applications
سال: 2013
ISSN: 1070-5325
DOI: 10.1002/nla.1909