A Novel Architecture for Multiplier and Accumulator unit by using Parallel Prefix Adders
نویسندگان
چکیده
منابع مشابه
A Novel Multiply-Accumulator Unit Bus Encoding Architecture for Image Processing Applications
In the CMOS circuit power dissipation is a major concern for VLSI functional units. With shrinking feature size, increased frequency and power dissipation on the data bus have become the most important factor compared to other parts of the functional units. One of the most important functional units in any processor is the Multiply-Accumulator unit (MAC). The current work focuses on the develop...
متن کاملMAC Architecture – Accumulator Based on Booth Encoding Parallel Multiplier
The MAC provides high speed multiplication with accumulative addition. In this paper, we study the various parallel MAC architectures and then implement a design of parallel MAC based on some booth encodings such as radix-4 booth encoder and some final adders such as CLA, Kogge stone adder and then compare their performance characteristics. The one most effective way to increase the speed of a ...
متن کاملA Novel Wallace Tree Multiplier for Using Fast Adders
Designing multipliers that are of high-speed, low power, and regular in layout are of substantial research interest. Speed of the multiplier can be increased by reducing the generated partial products. Many attempts have been made to reduce the number of partial products generated in a multiplication process one of them is Wallace tree multiplier. Wallace Tree CSA structures have been used to s...
متن کاملA Family of Parallel-Prefix Modulo 2 − 1 Adders
In this paper we at first reveal the cyclic nature of idempotency in the case of modulo 2n − 1 addition. Then based on this property, we derive for each n, a family of minimum logic depth modulo 2n − 1 adders, which allows several trade-offs between the number of operators, the internal wire length, and the fanout of internal nodes. Performance data, gathered using static CMOS implementations, ...
متن کاملHigh –Speed Implementation of Design and Analysis by Using Parallel Prefix Adders
The binary adder is the critical element in most digital circuit designs including the digital signal processors (DSP) and microprocessor data unit path. As such as extensive research continues to be focused on improving the power, delay, improvement of the adder. The design and analysis of the parallel prefix adders (carry select adders) is to be implemented by using Verilog. In VLSI implement...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IJARCCE
سال: 2019
ISSN: 2319-5940,2278-1021
DOI: 10.17148/ijarcce.2019.8612