A Naval Energy Efficient Synthesis of Full Adder
نویسندگان
چکیده
منابع مشابه
Energy Efficient 1-Bit Full Adder Cells for Low Voltage
We present eight new designs for 1-bit full adder cell featuring hybrid CMOS logic style. These designs are based on a novel XOR-XNOR circuit that simultaneously produces XOR and XNOR full-swing outputs and outperforms its best counterpart showing 39% improvement in PDP. The new full-adder designs are also categorized in three main categories depending upon the implementation of the logic expre...
متن کاملDesign of Robust and Power Efficient Full Adder Using Energy Efficient Feed through Logic
An Energy Efficient Feedthrough Logic (EE-FTL) is proposed in this paper to reduce the power consumption for low power applications. The EE-FTL is well suited to arithmetic circuits where the critical path is made of a large cascade of inverting gates. It has a unique characteristic where the output is pre-evaluated before the inputs from the preceding stage are ready. The proposed logic style ...
متن کاملPresenting a New Efficient QCA Full Adder Based on Suggested MV32 Gate
Quantum-dot Cellular Automata (QCA) technology is a solution for implementation of the nanometer sized circuits and it can be a suitable replacement for CMOS. Similar to CMOS technology, designing the basic computational element such as adder with the QCA technology is regarded as one of the most important issues that extensive researches have been done about it. In this paper, a new eff...
متن کاملبررسی ساختارهای مختلف full adder
در این پایان نامه پارامترهای مهم در مدارات دیجیتال توضیح داده شده و چند سلول جمع کننده متداول مورد بررسی قرار گرفته است. ایده های مختلفی که در پیاده سازی مدارات جمع کننده وجود داشته، شبیه سازی شده است. در پیاده سازی مدار سلول جمع کننده، در بعضی از مقالات طبقات ورودی و در بعضی دیگر طبقات خروجی متفاوت است. در مقالات متفاوت از منطق های cmos مکمل، نسبتی، ترانزیستور عبوری مکمل، گیت های انتقال، تابع ...
15 صفحه اولA New Efficient Scalable BIST Full Adder using Polymorphic Gates
Among various testing methodologies, Built-in SelfTest (BIST) is recognized as a low cost, effective paradigm. Also, full adders are one of the basic building blocks of most arithmetic circuits in all processing units. In this paper, an optimized testable 2bit full adder as a test building block is proposed. Then, a BIST procedure is introduced to scale up the building block and to generate a s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Electronics and Communication Engineering
سال: 2016
ISSN: 2278-8735,2278-2834
DOI: 10.9790/2834-150102831