A Low-Resources TDC for Multi-Channel Direct ToF Readout Based on a 28-nm FPGA

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA

This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...

متن کامل

A First Report on Electromagnetic and Power Analysis Attacks against a 28-nm FPGA Device

Two types of side-channel attack (SCA)— electromagnetic analysis (EMA) and correlation power analysis (CPA)—are conducted on the latest 28-nm field-programmable gate array (FPGA) device. SCA exploits leakage of physical information, such as power consumption or electromagnetic (EM) radiation, from a cryptographic device to extract that device’s secret key. Owing to remarkable advances in large-...

متن کامل

New Design-methodology of High-performance TDC on a Low Cost FPGA Targets

This work aims to introduce a design methodology of Time-to-Digital Converters (TDCs) on low cost Field-Programmable Gate Array (FPGA) targets. First, the paper illustrates how to take advantage of the presence of carry chains in elementary logic elements of the FPGA in order to enhance the TDC resolution. Then, it describes how to use the Chip Planner tool to place the partitions composing the...

متن کامل

A new architecture for a single-chip multi-channel beamformer based on a standard FPGA

A new architecture for a compact medical ultrasound beamformer has been developed. Combination of novel and known principles has been utilized, leading to low processing power requirements and simple analog circuitry. Usage of a field programmable gate array (FPGA) for the digital signal processing provides programming flexibility. First, sparse sample processing is performed by generating the ...

متن کامل

Photon counting with photon number resolution through superconducting nanowires coupled to a multi-channel TDC in FPGA.

The paper presents a system for measuring photon statistics and photon timing in the few-photon regime down to the single-photon level. The measurement system is based on superconducting nanowire single photon detectors and a time-to-digital converter implemented into a programmable device. The combination of these devices gives high performance to the system in terms of resolution and adaptabi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Sensors

سال: 2021

ISSN: 1424-8220

DOI: 10.3390/s21010308