A jitter suppression technique against data pattern dependency on high-speed interfaces for highly integrated SoCs
نویسندگان
چکیده
منابع مشابه
The Role of High-Speed Serial Interfaces in MS-SoCs
Describes the role of high-speed serial IO as the driver in the rapid rise in the development of mixed-signal systems on chip. Permission to make copies, either paper or electronic, of this work for personal or classroom use is granted without fee provided that the copies are not made or distributed for profit or commercial advantage and that the copies are complete and unmodified. To distribut...
متن کاملJitter Transfer in High Speed Data Links
Phase locked loops for data links operating at 10 Gb/s or faster are low phase noise devices designed to operate with a low jitter reference clock. Characterization of their jitter transfer function is difficult because the intrinsic noise of the device is comparable to the random noise level in the reference clock signal. A linear model is proposed to account for the intrinsic noise of a PLL. ...
متن کاملHigh speed interconnect data dependent jitter analysis
This paper focuses on modeling and characterizing the data dependent jitter (DDJ) in high-speed interconnect. The analysis process is performed based on the Fourier series using the interconnect RLC model. By calculating the pattern dependent delay deviations, the DDJ is characterized. To validate the model accuracy, the analysis results have been compared against Cadence simulations. The inter...
متن کاملA Low Jitter Phase Locked Loop for High Speed Serial Interfaces
This paper presents a new circuit for clock generation. A new phase frequency detector is designed in 130nm CMOS process technology. The phase locked loop is designed to meet the 10BaseKR wire line communication standards. All the circuits are designed in current mode logic for high speed operation. The designed circuit dissipates mW. The voltage controlled oscillator has phase noise of -182. 2...
متن کاملControl of Clock Jitter in High Speed Data Links
Fast data links require a low phase noise reference clock. An alternative is to reduce the noise of a low cost clock part using the band pass filtering inherent to the clocking architecture in the link. This study has a two-fold objective: to verify clock noise filtering in a 16 Gbps data link, and to prove the degree of filtering is adjustable. Two measured band pass filters are presented. Clo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2014
ISSN: 1349-2543
DOI: 10.1587/elex.11.20140949