A Dynamically Self-reconfigurable System Design Based on SSE Instruction Set
نویسندگان
چکیده
منابع مشابه
Rapid Design Space Exploration of a Reconfigurable Instruction-Set Processor
DRAMSys: A flexible DRAM Subsystem Design Space Exploration Framework Methodology for Rapid Accelerator Development Applied to Financial Applications A Reconfigurable Application Specific Instruction Set Processor. Adaptive processor architecture invited paperMichael Hübner, Diana Göhringer, Carsten Tradowsky, Jörg KAHRISMA: A novel Hypermorphic Reconfigurable-Instruction-Set Cross-architectura...
متن کاملSystem-on-Chip Design of a Fuzzy Logic Controller Based on Dynamically Reconfigurable Hardware
Fuzzy Logic is, nowadays, a control technique widely extended in nonlinear system applications. This work adds a new point-of-view to the continuous efforts in search of an optimized hardware-software co-design of a dual-input single-output fuzzy logic controller (FLC). Our approach breaks up with the classical three-stage implementation process fuzzification, rule inference and defuzzification...
متن کاملReRISC: A Reconfigurable Reduced Instruction Set Computer
The ReRISC processor gives users the opportunity to create application specific instructions for enhanced performance while providing the programming convenience of a conventional RISC processor. The core of the ReRISC consists of an array of 38x8 computational elements, each with 8 configuration contexts that are selectable on a cycle by cycle basis. The computational elements default to the M...
متن کاملReconfigurable Instruction Set Processors: A Survey
Reconfigurable instruction set processors have the capability to adapt their instruction sets to the application being executed through a reconfiguration in their hardware. Through this adaptation, they are expected to achieve a great improvement in performance compared to fixed instruction set processors. In this paper, we discuss the different hardware aspects that have to be considered durin...
متن کاملThe MorphoSys Dynamically Reconfigurable System-on-Chip
MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity, dynamic reconfigurability and considerable depth of programmability. The first implementation of the MorphoSys architecture, the M1 chip, is currently at an advanced stage and it will operate at 100 MHz. Simulation results indicat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Engineering
سال: 2011
ISSN: 1877-7058
DOI: 10.1016/j.proeng.2011.08.299