A counter-based all-digital spread-spectrum clock generator with high EMI reduction in 65nm CMOS
نویسندگان
چکیده
منابع مشابه
A counter-based all-digital spread-spectrum clock generator with high EMI reduction in 65nm CMOS
An all-digital spread-spectrum clock generator (ADSSCG) with direct modulation on the digitally controlled oscillator (DCO) is presented. The proposed ADSSCG can generate an accurate triangular modulation on the output frequency, and thus it can achieve high electromagnetic interference (EMI) reduction with a smaller spreading ratio as compared with existing designs. In addition, the proposed f...
متن کاملAND9015 - A Solution for Peak EMI Reduction with Spread Spectrum Clock Generators
What is the problem? Electromagnetic Interference is the Electromagnetic emission from a device or a system that interferes with the normal operation of another device or a system (external source). It is also referred to as Radio Frequency Interference (RFI). EMI is caused by electromagnetic induction or electromagnetic radiation emitted from an external source. Conducted EMI and Radiated EMI ...
متن کاملA wide-range all-digital duty-cycle corrector with output clock phase alignment in 65nm CMOS technology
A wide-range all-digital duty-cycle corrector (ADDCC) with output clock phase alignment is presented in this paper. The proposed ADDCC can correct the duty-cycle error of the input clock to 50% duty-cycle. The acceptable duty-cycle range and frequency range of input clock is from 20% to 80% and from 250MHz to 1GHz, respectively. The proposed ADDCC is implemented on a standard performance 65 nm ...
متن کاملA High Performance Spread Spectrum Clock Generator Using Two-Point Modulation Scheme
A new spread spectrum clock generator (SSCG) using two-point delta-sigma modulation is presented in this paper. Not only the divider is varied, but also the voltage controlled oscillator is modulated. This technique can enhance the modulation bandwidth so that the effect of EMI suppression is improved with lower order ġĢ modulator and can simultaneously optimize the jitter and the modulation ...
متن کاملA 600kHz to 1.2GHz all-digital delay-locked loop in 65nm CMOS technology
This paper presents an ultra-wide-range all-digital delaylocked loop (DLL). The proposed DLL uses a novel delay circuit which uses the transistor’s leakage current in advanced CMOS process to generate a very large propagation delay. Thus, the proposed DLL can operate at very low frequency with small chip area and low power consumption. The proposed DLL can operate from 600 kHz to 1.2GHz in the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2013
ISSN: 1349-2543
DOI: 10.1587/elex.10.20130090