A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy
نویسندگان
چکیده
منابع مشابه
ISSCC 2008 / SESSION 30 / DATA - CONVERTER TECHNIQUES / 30 . 8 30 . 8 A 6 b 0 . 2 - to - 0 . 9 V Highly Digital Flash ADC with Comparator Redundancy
Microsensor wireless networks and implanted biomedical devices have emerged as exciting new application domains. These applications are highly energy constrained and require flexible, integrated, energy-efficient ADC modules that can ideally operate at the same supply voltage as digital circuits. In many applications, the performance requirements are quite modest (100s kS/s). This paper present...
متن کامل2, 4 Bit Flash Adc Using Tiq Comparator
With the advancement of technology, data converters are widely used in modern communication and digital signal processing. ADCs are basic building blocks in many applications including storage systems, optical communication, radar communication, instrumentation and high-speed serial data links[1]. Different categories of ADC architectures are available based on their speed, resolution and power...
متن کاملA Low Power Comparator Design for 6-Bit Flash ADC in 90-Nm CMOS
The main focus of this paper is to design a “Low power Flash ADC” for ultra-wide band applications using CMOS 90nm technology. Flash ADC consists of a reference generator, array of comparators, 1-out-of N code generator, Fat tree encoder and output D latches. The demanding issues in the design of a low power flash ADC is the design of low power latched comparator. The proposed comparator in thi...
متن کاملA 2.5 V 10 bit SAR ADC
Presented here is a lObit SAR ADC working over a wide supply range of 5.W to 2.W. The circuit is built in a CMOS process with Metal-Poly capacitors. Issues related to low voltage sampling circuitry design and low voltage high speed comparator design are discussed. Silicon evaluation results are presented.
متن کاملA 6-bit, 1-GHz Flash ADC in 0.35μm CMOS
+ Katholieke Universiteit Leuven, Kasteelpark Arenberg 10, B-3001 Heverlee, [email protected] . Abstract The design plan and measurement results of a very high-speed 6 bit CMOS Flash ADC converter are presented. The very high acquisition speed is obtained by improved comparator design. At these high frequencies power-efficient error correction logic is necessary. Measurements show th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2009
ISSN: 0018-9200
DOI: 10.1109/jssc.2009.2032699