منابع مشابه
OUTPHASING TRANSMITTER An Outphasing Transmitter Using Class - E PAs and Asym - metric Combining : Part
H igh efficiency linear amplification is of great interest in modern communication systems as it increases talk time, decreases power consumption , decreases heat dissipation, and improves reliability. The efficiency of linear power amplifiers (PAs) is highest at the peak output power (PEP) and decreases significantly for low amplitudes, as shown in Figure 1. Signals with time-varying amplitude...
متن کاملA 186 to 212 GHz Downconverter in 90 nm CMOS
The design and measurements of a 200 GHz downconverter in 90 nm standard CMOS are presented. A positive conversion gain of +6.6 dB, a noise figure of 29.9 dB and an output bandwidth of 3 GHz are measured for an LO power of −14.9 dBm. The conversion gain remains within 3 dB for an RF frequency between 186 and 212 GHz. Downconversion of BPSK and QPSK signals is demonstrated with eye diagrams and ...
متن کاملA Low-Power 2.4-GHz Transmitter/Receiver CMOS IC
A 2.4-GHz CMOS receiver/transmitter incorporates circuit stacking and noninvasive baseband filtering to achieve a high sensitivity with low power dissipation. Using a single 1.6-GHz local oscillator, the transceiver employs two upconversion and downconversion stages while providing on-chip image rejection filtering. Realized in a 0.25m digital CMOS technology, the receiver exhibits a noise figu...
متن کاملDesign of a 2.4 GHz BAW-based CMOS Transmitter
In recent years, bulk acoustic wave resonators (BAW) in combination with RF circuits have shown a big potential in achieving the low-power consumption and miniaturization level required to address wireless sensor nodes (WSN) applications. A lot of work has been focused on the receiver side, by integrating BAW resonators with low noise amplifiers (LNA) and in frequency synthesis with the design ...
متن کاملA +32 dBm 1.85 GHz class-D outphasing RF PA in 130nm CMOS for WCDMA/LTE
This paper presents a Class-D outphasing RF Power Amplifier (PA) which can operate at a 5.5 V supply and deliver +32 dBm at 1.85 GHz in a standard 130nm CMOS technology. The PA utilizes four on-chip transformers to combine the outputs of eight Class-D stages. The Class-D stages utilize a cascode configuration, driven by an AC-coupled low-voltage driver, to allow a 5.5 V supply in the 1.2/2.5 V ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2020
ISSN: 0018-9200,1558-173X
DOI: 10.1109/jssc.2020.3006433