A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With >48-dB SFDR
نویسندگان
چکیده
منابع مشابه
A 14b 200MS/s DAC with SFDR>78dBc, IM3
A 14-bit 200MS/s current-steering DAC with a novel digital calibration technique called dynamic-mismatch mapping (DMM) is presented. Compared to traditional static-mismatch mapping and dynamic element matching, DMM reduces the nonlinearities caused by both amplitude and timing errors, without noise penalty. This 0.14μm CMOS DAC achieves a state-of-the-art performance of SFDR>78dBc, IM3<-83dBc a...
متن کاملDesign and Analysis of High Speed Capacitive Pipeline DACs
Design of a high speed capacitive digital-to-analog converter (SC DAC) is presented for 65 nm CMOS technology. SC pipeline architecture is used followed by an output driver. For GHz frequency operation with output voltage swing suitable for wireless applications (300 mVpp) the DAC performance is shown to be limited by the clock feed-through and settling effects in the SC array rather than by th...
متن کامل58.4: 10-Bit Column Driver with Split-DAC Architecture
An 8-bit coarse digital-to-analog converter (DAC), which adopts both array and tree-type decoders, is combined with a 2-bit fine interpolation DAC to reduce RC time delay and die area of a column driver for LCD-HDTV applications. Error amplifiers drive a pair of column lines in the output buffer to realize rail-torail voltage swing with a high slew rate. The design has been fabricated in 0.3 μm...
متن کاملA 110mW, 0.04mm2, 11GS/s 9-bit interleaved DAC in 28nm FDSOI with >50dB SFDR across Nyquist
A 9-bit 11GS/s current-steering (CS) digital-to-analog converter (DAC) is designed in 28nm FDSOI. The DAC uses two-times interleaving to suppress the effects of the main error mechanisms of CS DACs while its clock timing can be tuned by the back gates bias voltage of the multiplexer transistors. The DAC achieves higher than 50dB SFDR and less than -50dBc IM3 over Nyquist at a sampling rate of 1...
متن کاملa 10-bit 50-ms/s parallel successive-approximation analog-to-digital converter
applications such as high definition viedeo reproduction, portable computers, wireless, and multimedia demand, and ever-increasing need for ligh-frequency high-resolution and low-power analog-to-digital converters. flash, two-step flash, and pipeline convertors are fast but consume large amount of power and require large area. to overcome these problems, successive approximation converter blo...
15 صفحه اولذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2017
ISSN: 0018-9200,1558-173X
DOI: 10.1109/jssc.2017.2749441