8-bit softcore microprocessor with dual accumulator designed to be used in FPGA
نویسندگان
چکیده
منابع مشابه
A 200-MHz 64-bit Dual-Issue CMOS Microprocessor
1 Abstract A reduced instruction set computer (RISC)-style microprocessor has been designed and tested that operates up to 200 megahertz (MHz). The chip implements a new 64-bit architecture, designed to provide a huge linear address space and to be devoid of bottlenecks that would impede highly concurrent implementations. Fully pipelined and capable of issuing two instructions per clock cycle, ...
متن کاملDesign and Implementation of Asynchronous 8-bit Microprocessor
A delay-insensitive asynchronous design methodology, named NULL Convention Logic (NCL), is one of mainstream asynchronous design techniques for low-power robust circuit operation. It offers many advantages over synchronous circuit design having scaling issues in nanometer region such as severe process variations, short channel effects, aging effects, and etc. Therefore, this paper proposes a ne...
متن کاملA FPGA Based Forth Microprocessor
Systems which employ a microprocessor together with an application speci c FPGA based coprocessor are common today. These applications can reduce power consumption and system costs by incorporating the microprocessor in the FPGA. For such applications, a microprocessor which has good performance, occupies a minimal amount of FPGA resources, has a good high level language software development en...
متن کاملAn Expert System Designed to Be Used with MOEAs for Efficient Portfolio Selection
This study presents an Expert System specially designed to be used with Multiobjective Evolutionary Algorithms (MOEAs) for the solution of the portfolio selection problem. The validation of the proposed hybrid System is done by using data sets from Hang Seng 31 in Hong Kong, DAX 100 in Germany and FTSE 100 in UK. The performance of the proposed system is assessed in comparison with the Non-domi...
متن کاملTiming-Error Detection Design Considerations in Subthreshold: An 8-bit Microprocessor in 65 nm CMOS
This paper presents the first known timing-error detection (TED) microprocessor able to operate in subthreshold. Since the minimum energy point (MEP) of static CMOS logic is in subthreshold, there is a strong motivation to design ultra-low-power systems that can operate in this region. However, exponential dependencies in subthreshold, require systems with either excessively large safety margin...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Tecnura
سال: 2018
ISSN: 2248-7638,0123-921X
DOI: 10.14483/22487638.12976