



URMIA UNIVERSITY
IRAN

**DESIGN OF AN ANALOG RAM (ARAM) CHIP
WITH 10-bit RESOLUTION AND LOW-POWER FOR
SIGNAL PROCESSING IN 0.5 - μ m CMOS PROCESS**

A thesis submitted in partial satisfaction of the
requirements for the degree Master of Science
in Electrical Engineering

By:

Kamran Hasanifard

Advisor:

Dr. Kh. Hadidi

مركز نظام‌های پردازش سیگنال
توسعه یافته

۱۳۸۱ / ۸ / ۱۵

۹۲۵۱۸

2002

2-173

*Happy is the gambler
who gambled away all things,
Nothing remained him
except
aspire at another gamble.*

(molana)

۱۳۱۱ / ۸ / ۱۵
وزارت اطلاعات و فرهنگ
تهران

۲۲۵۱۲

To:

My Parents

and

My Motherland

KURDISTAN

VITA

Kamran Hasanifard



June 21, 1974

Born, Tehran, Iran

1997

B.S. in Electrical Engineering
Tehran University, Iran

2002

M.S. in Electrical Engineering
Urmia University, Iran

List of Contents

List of Figures	vii
List of Tables	x
Acknowledgments	xi
Abstract	xii
1. Introduction	1
2. Theory of Analog Memory	3
2.1. Necessary conditions of an Analog Memory in a Neural Network	5
2.2. Digital Memory for Analog Neural Networks	8
2.2.1. Performance of a Digital Memory as an Analog Memory Device	9
2.2.2. Application Examples of the Digital Memory in Analog Neural Networks	11
2.3. Capacitor as an Analog Storage Device	13
2.3.1. Application Examples of a Capacitor as an Analog memory in a Neural Network	16
2.4. Nonvolatile Semiconductor Device (NVSD)	18
2.4.1. Charge-Trapping Device	19
2.4.2. Floating-Gate Device	20
2.4.3. Performance of the NVSD as an Analog Memory	22
2.4.4. Application example of NVSDs	24
2.5. Active Analog Memory (AAM)	25
2.5.1. Performance of AAM in a Neural Network	25

2.5.2. A/D and D/A Loop -----	26
2.5.3. Charge-Pumping AAM -----	27
2.5.4. Frequency-Locked Loop -----	28
2.5.5. Twin-Capacitor AAM -----	29
2.6. Collective Memory-----	30
3. Some Sample and Hold Structures as Analog Random Access Memory -----	32
3.1. MOS Sample-and-Hold as Analog RAM Basics -----	33
3.1.1. Analog Frame Buffer for Early-Vision Processing-----	34
3.1.2. An Delay-Line Memory Block as Analog RAM-----	36
3.1.3. Another Structure of Analog RAM -----	37
4. Synthesis of Analog Random Access Memory Functional Blocks-----	39
4.1. Analog Random Access Memory Block -----	40
4.1.1. Analog Memory Cells Array -----	41
4.1.2. Noise Generated in Switched-Capacitor Circuits-----	45
4.1.3. Charge Injection and its Effects-----	47
4.1.4. Structure of Operational Amplifier (OPAMP) as comparator-----	48
4.1.5. Speed-Accuracy Tradeoff-----	51
4.1.6. Computation of Harmonic distortion of ARAM -----	54
4.2. Digital Block (Decoder) -----	55
5. Conclusions and Comparison with Other Architectures-----	59
Appendix -----	62
Bibliography -----	65

List of Figures

CHAPTER 2

Figure (1): Block diagram of the CNN chipset architecture -----	4
Figure (2): Examples of the quantized analog circuits -----	8
Figure (3): Binary weight memory implemented in a differential input synapse ----	12
Figure (4): Trinary weight memory with resistive synapse-----	12
Figure (5): Trinary weight memory implemented in a differential synapse-----	13
Figure (6): A capacitor as an analog memory device -----	14
Figure (7): The twin-capacitor memory controlled by charge transfer technique-----	17
Figure (8): The charge-transfer-type capacitor memory with complementary transfer transistors -----	17
Figure (9): A typical n -channel MNOS structure -----	19
Figure (10): A typical p -channel FAMOS structure -----	20
Figure (11): The FLOTOX device structure -----	21
Figure (12): A triple-polysilicon floating-gate device structure -----	21
Figure (13): The gate-sharing thin-oxide floating-gate memory -----	24
Figure (14): A conceptual diagram of the A/D-D/A loop -----	27
Figure (15): A conceptual diagram of the charge-pumping AAM -----	28
Figure (16): A conceptual diagram of the FLL -----	29
Figure (17): A conceptual diagram of the twin-capacitor AAM -----	30

CHAPTER 3

Figure (1): An open-loop sample-and-hold realized using MOS technology-----	34
Figure (2): Schematic diagram of the memory cell-----	35
Figure (3): Circuit diagram of the delay-line memory block-----	37
Figure (4): A sample-and-hold schematic -----	38

CHAPTER 4

Figure (1): ARAM chip floor plan -----	40
Figure (2): Proposed Structure of Analog memory unit cell -----	41
Figure (3): Analog memory unit cell in write mode -----	42
Figure (4): Analog memory unit cell in read mode -----	43
Figure (5): Timing diagram of clock -----	43
Figure (6): HSPICE simulation results of ARAM unit cell with ideal opamp -----	44
Figure (7): The structure of the opamp -----	49
Figure (8): HSPICE simulation results of opamp circuit in transient analysis -----	50
Figure (9): HSPICE simulation results of opamp circuit in AC analysis -----	50
Figure (10): HSPICE simulation results of ARAM used opamp as comparator -----	51
Figure (11): Storage capacitor and pass transistor -----	52
Figure (12): Errors in the sampling process-----	53
Figure (13): Output waveforms of S/H circuit in operation-----	54
Figure (14): Output spectrum for a 104 KHz. 1.1 Vp-p input signal -----	55
Figure (15): Row address decoder example for 2 address bits and 4 word lines -----	56
Figure (16): An 2→4 address decoder implemented with AND gates-----	56

Figure (17): 5-input AND gate used dynamic-logic technique-----57
Figure (18): HSPICE simulation results for a 5-input AND-gate at clock frequency
20 MHz-----58

Appendix

Figure (1): Layout of 5-input AND Gate in 0.5- μ m CMOS Process -----62
Figure (2): Layout of 5 \rightarrow 32 Decoder in 0.5- μ m CMOS Process -----63
Figure (3): Layout of OPAMP circuit in 0.5- μ m CMOS Process -----63
Figure (4): Layout of whole Circuit in 0.5- μ m CMOS Process -----64

List of Tables

Table 1: The features of proposed ARAM -----	60
Table 2: The comparison between some structures and proposed ARAM -----	61

ACKNOWLEDGMENTS

I would also like to thank my thesis committee members, Dr. Reiesi and Dr. Ghobadi for taking their time to serve on my committee.

I thank my parents very much for their patience among these years. I would also like to thank Dr. Komarizadeh and Dr. sadeghi so much for all their supports and Mrs. Sarhangi for her guidance. I thank my brothers and my sisters that they had so patience. And finally I would also like to thank my friends and collegians in the UMRC for the informative discussions, especially Mr. Jalili, Sharafi, Ahmadinia, Meftahi, Aghaei, Sayyahi, Ghanbari, Ahmadian, Pireh, Shayegan Mehr, Soltani, Emadi, Amin-Roaya, Peyravi, Babazadeh, Dastmalforoush, Hashemi, and especially Mrs. Katayoon Nedaei for her helps.

ABSTRACT

For analog signal processing in neural networks, we need an analog memory unit, which has flexibility and reliability to storage the analog information avoiding data conversion. This analog memory unit must has enough resolution, high speed, enough retention time, low power consumption, and small physical size.

To implementation of this system, some efforts have been done and some structures have been used. All of these structures are based on S/H architecture with switched capacitor circuits and have used an OPAMP for each line as comparator. This causes the physical size of chip be increased.

In this work, we proposed a structure with only one OPAMP as sense amplifier for whole memory lines in unit cell array. In this way, we can decrease power consumption and size of chip. By optimizing the size of transistors (Switches) and storage capacitors and trade off between speed and accuracy, we obtained writing and reading time about 35 nsec and retention time equal to 8.9 msec. The resolution of proposed ARAM is 59 dB (about 10 bits) and power consumption is 4.3 mw.

Hence, we decreased writing and reading time about 65 nsec and increased the resolution about 2 bits.

All of these circuits have been simulated with HSPICE analysis software in 0.5- μm CMOS process.

1

Introduction

Cellular Neural Networks (CNN's) are analog nonlinear dynamic processor arrays in which direct interconnections among the basic processing units are restricted to a finite local neighborhood [39]. Because of their parallel processing architecture, CNN's achieve a high computation speed in the realization of their tasks. Besides, their uniformity and local connectivity make them especially suited for VLSI implementation [57]-[58].

One approach to using small-size CNN chips for large images is time-multiplexing. The time-multiplexed approach requires the definition and development of an

appropriate hardware platform for the CNN processor: the CNN chipset [60]. It is designed to support high-speed data transmission and interfacing of the analog processor to the sensory devices and the digital host circuitry.

The Analog RAM (ARAM) is one of the non-standard parts of this chipset. It is a high-speed, short-term memory buffer that operates as the cache memory of the CNN processor. A straightforward realization of the required functionality would be the use of a conventional digital RAM interfaced with A/D and D/A converters. However, the resulting I/O rates between the memory and the processor would render this solution impractical. In order to realize a direct data interchange between the memory and the processor, avoiding data conversion, the implementation of a truly analog RAM chip is proposed. For full compatibility with the digital host environment and reduced fabrication cost, this ARAM should be designed using Standard CMOS.

In chapter 2, we explained some candidates for analog memory and advantage and disadvantage of each them has been investigated.

In chapter 3, we described some analog random access memory structures using sample and hold device.

In chapter 4, we have proposed an analog random access memory configuration with simulation results. These simulations have been done with H-SPICE software in 0.5 μm CMOS technology.

In chapter 5, we have compared between our simulation results and some structures introduced in chapter 3.

موسسه تحقیقات و فناوری
گسترش دانش و فناوری

2

Theory of Analog Memory

In the CNN Universal Machine- that has been demonstrated to be universal in the Turing sense [35]- programmable nonlinear analog dynamics are combined with programmable logic operations and analog and logic distributed memories.

For the implementation of the programmable analog dynamics, the CNN core contains the integrator and the limiter blocks. Synaptic operators can be considered a part of the analog processing unit. A local logic unit (LLU) realizes programmable logic operations between stored binary magnitudes. Short-term storage of