
URMIA UNIVERSITY IRAN



17YY /A/ T.

DESIGN OF AN ANALOG FUZZY LOGIC CONTROLLER CHIP

A thesis submitted in partial satisfaction of the requirements for the degree Master of Science in Electrical Engineering

by Hamed Peyravi 1998

2-52

0046912

7577T

The thesis of Hamed Peyravi is approved.

Jeist .

Mohammad-Naghi Azarmanesh

200

Mohammad Eshghi

Ebrahim Abbaspour

Khayrollah Hadidi

Abdollah Khoei

Urmia University, Iran

1998

To

Birjand University Shiraz University Urmia University

and

my parents

Table of Contents

List of Figures and Tables	vi
ACKNOWLEDGMENTS	x
VITA	xi
ABSTRACT	xii
1. Introduction	1
2. Fundamentals of Fuzzy set Theory and Fuzzy Logic	4
2.1. Classical And Fuzzy Sets	5
2.2. Basic Operations On Fuzzy Sets	10
2.3. Further Operations on Fuzzy Sets	14
2.3.1. Algebraic Operations	14
2.3.2. Set-Theoretic Operations	16
2.4. The Extension Principle, Fuzzy Numbers and Linguistic variables	18
2.4.1. The Extension Principle	18
2.4.2. Fuzzy Numbers	20
2.4.3. Linguistic Variables	21
2.5. Fuzzy Logic	25
2.5.1. Classical Logic (Boolean logic)	25
2.5.2. Fuzzy Logic	27
2.5.3. Fuzzy Relation	29
2.5.4. Fuzzy Conditional Statement and compositional Rule of Inference	32
3. Fuzzy Control Strategy	36
3.1. Fuzzy Control	38
3.2. Fuzzy Logic Controller	40
2.2.1 Euzzification	41

3.2.2. Decision Making	
3.2.3. Defuzzification	
3.3. Various Implementations of Fuzzy Controller	
3.4. Fuzzy Chips54	
4. Synthesis of Analog Fuzzy Functional Blocks	
4.1. Fuzzifier Interface 59	
4.1.1. Ramp Generator (RG) Circuit Fuzzy Chips	
4.1.2. Minimum Circuit67	
4.1.3. Fuzzy Complementary Circuit69	
4.1.4. Fuzzifier Circuit	
4.2. Inference Engine	
4.3. Defuzzifier interface	
5. Analog fuzzy logic controller	
5.1. Two-Input One-Output Fuzzy Controller Chip85	
5.2. Pulse Response of Controller	
5.3. Ramp Response of Controller93	
5.4. Application of Fuzzy Controller Chip in Control (A Case Study)95	
6. Conclusions and Comparison with other architectures	ı
Appendix103	
Bibliography	,

List of Figures and Tables

Chapter 2	2
-----------	---

Figure 1. Representation of "real numbers considerably larger than 10"	8
Figure 2. Representation of "real numbers close to 10"	8
Figure 3. (a) The complement of fuzzy set A (b) The union of two fuzzy sets	
A and B (c) The Intersection of two fuzzy sets A and B	12
Figure 4. The membership functions of linguistic variable terms : Slow,	
Moderate and Fast	22
Table 1. Truth table for two value logic	26
Table 2. The truth table for conjucation	28
Table 3. General implications	30
Chapter 3	
Figure 1. Descriptive diagram of a fuzzy control processes	39
Figure 2. architecture of a fuzzy controller	40
Figure 3. Standard membership functions	41
Figure 4. Fuzzification process (a) Single value without overlapping (b) Two	
value with when overlapping has happend	42
Figure 5. A typical three part membership functions for inputs	43
Figure 6. A typical five part membership functions for output	43
Figure 7. Inference process and final output result	46
Figure 8. Defuzzified output using MOM method	48
Figure 9. Variants of MOM : LOM and ROM	48
Figure 10. Defuzzified output using COA method	49
Figure 11. Some applications of fuzzy set and fuzzy logic	53
Table 1 A typical Fuzzy Rule Base	44

Table 2. Various implementations of fuzzy systems
Chapter 4
Figure 1. a general trapezoidal membership function
Figure 2. Ramp Generator circuit
Figure 3. Representation of two ramp function with positive and negative
slopes63
Figure 4. two ramp function when $V_{r-} = V_{r+}$ 64
Figure 5. CMFG circuit66
Figure 6. Output current of CMFG circuit
Figure 7. Two input minimum circuit
Figure 8. HSPICE simulation result minimum circuit
Figure 9. Fuzzy complementary circuit
Figure 10. Gm circuit used in complementary block
Figure 11. Complement circuit of fuzzy complementary block
Figure 12. HSPICE simulation result of fuzzy complentary circuit when $E = 0$
Figure 13. HSPICE simulation result of fuzzy complementary circuit when
E= 375 mV72
Figure 14. Entire block diagram of fuzzifier
Figure 15. Triangular membership function generated by fuzzifier
(HSPICE Simulation)
Figure 16. Trapezoidal membership function generated by fuzzifier
(HSPICE Simulation)

Figure 17. Different membership function caused by changing Vc-	
(HSPICE Simulation)	76
Figure 18. Membership functions of Linguistic terms caysed by changing Vr's	
and Vc's (HSPICE Simulation)	76
Figure 19. Conductance division circuit	78
Figure 20. MOS conductance versus gate voltage	79
Figure 21.The cicuit designed to cancelling threshold voltage of g elements	80
Figure 22. Complete Schematic diagram of defuzzifier	81
Figure 23. Input control voltages	82
Figure 24. Output of defuzzifier (HSPICE Simulation)	83
Figure 25. Defuzzifier output error (HSPICE Simulation)	83
Chapter 5	
Figure 1. Block diagram of controller	85
Figure 2. Block diagram of two -input one-output fuzzy controller chip	86
Figure 3. Input membership function for two-input one-output controller	88
Figure 4. Input wavwform of controller	91
Figure 5. HSPICE simulation result of Pulse response of controller	9 1
Figure 6. Rise Time of pulse response (HSPICE Simulation)	92
Figure 7. Fall Time of pulse response (HSPICE Simulation)	92
Figure 8. Ramp input applied to input1 while input2 is constant	94
Figure 9. The output waveform of the fuzzy controller ($Vin2 = 0 V$, 0.15 V,	
and 0.3 V)	9

Figure 10. Block diagram of a feedback loop with the fuzzy controller95
Figure 11. Block diagram of closed loop without fuzzy controller96
Figure 12. The membership functions of antecedents
Figure 13. Singletons of output96
Figure 14. Step response of system in feedback loop with fuzzy controller
(HSPICE Simulation)
Figure 15. HSPICE simulation result of the fuzzy controller working in
feedback loop configuration of fig. 10
Figure 15. HSPICE simulation result of the fuzzy controller working in
feedback loop configuration of fig. 1099
Table 1. Control and Reference Voltages setting
Table 2. Table of rules90
Table 3. Control and Reference Voltages setting
Table 4. Table of rules
Chapter 6
Table 1. The whoule chip features
Table 2. Comparison between a typical digital fuzzy controller and proposed
controller

ACKNOWLEDGMENTS

I would like to tank Dr. A. Khoei and Dr. Kh. Hadidi for all the support and guidance they has given me all these years at urmia university.

I would also like to tank my thesis committee members, doctors Eshghi, Azarmanesh, and Abbaspour for taking the time to serve on my committee. The valuable contribution of Dr. A. Fottovat is also greatly appreciated.

I tank my friends and colleagues in the lab for the informative discussions.

Finally, I would like to tank Mr. Niknafs, Mrs. Touri and Mrs. Sarhangi for their's helps me in urmia university.

VITA

Hamed Peyravi

March 9,1972	Born, Tehran, Iran
1993	Diploma of Electrical Engineering Birjand University, Iran
1995	B.S. in Electrical Engineering Shiraz University, Iran
1998	M.S. in Electrical Engineering Urmia University, Iran

PUBLICATIONS

- H. peyravi, A. Khoei, Kh. Hadidi, "Analog Realization of Fuzzifier and Defuzzifier Interfaces for Fuzzy Chips," accepted for presentation in:
- 1) 7th International Symposium on IC Technology, Systems & Applications (ISIC-1997), Singapore.
- 2) 5th International Conference on VLSI and CAD (ICVC-1997), Korea.
- 3) 4th IEEE International Conference on Electronics, Circuits, and Systems (ICECS-1997), Egypt.

ABSTRACT OF THESIS

DESIGN OF AN ANALOG FUZZY LOGIC CONTROLLER CHIP

by

Hamed Peyravi M.S. Degree in Electrical Engineering Urmia University, IRAN, 1998 Dr. A. Khoei, Chair

Fuzzy logic has been developed over the past three decades into a widely applied technique in classification and control engineering. Todey fuzzy logic control is one of the most important applications of fuzzy set theory and specially fuzzy logic. There are two general approachs for using of fuzzy control, software and hardware. Integrated circuits as a solution for hardware realization are used since the late 1980s. In this way two types of implementations, analog and digital are possible. In this dissertation we design an analog fuzzy logic controller chip. In this design we propose two novel analog circuits for fuzzifier and defuzzifier interfaces.

Finally we construct a two-input one-output fuzzy logic controller in a 3×3 configuration with 9 rules and test it in some aspects to confirm its performance. Inputs can be have three part membership functions that are tuneable. Also 9 rules are accessible and tuneable. All of tests are done using HSPICE, and simulation results indicate full functionality. This structure can be implemented in less than 0.7 mm^2 in a $1.2 \ \mu\text{m}$ double-metal CMOS technology.

1

Introduction

Fuzzy set theory [2],[41],[46], introduced by prof. Zadeh in 1965 has had many applications in various of fields. Today fuzzy logic [2],[4],[44], is very considerable as one of the most important fruits of fuzzy set theory. Felexibility caused by gradual membership values in fuzzy logic has made it similar with human mind [43]. The use of fuzzy logic in control system design has become one of the most active and profitable areas in the applications of fuzzy set theory. Fuzzy Logic Controller (FLC) has had considerable success in Japan, where many commercial products using this technology have been built. Fuzzy control based on fuzzy logic provides a new design paradigm such that a controller can be designed for complex, ill-defined processes without knowing quantitative data regarding the input-output relations, which are otherwise required by conventional method.

There are two ways for using fuzzy control in a system, Software and Hardware. Hardware solution may be as descrete or integrated circuits. In integrated form two realizations, analog and digital, are possible. We prefered analog realization based on reasons mentioned in chapter 3. In this thesis we going to design a general purpose analog fuzzy logic controller chip. Analog fuzzy controller chips have the advantages of high speed while occuping a small area.

In this work, we introduce a novel fuzzifier and a novel defuzzifier interface for analog fuzzy controller chips. Inference engin in which an analog minimum circuit is used, has reported before in recent researchs by others and we have used it in this project. Inference is done by Min-Product method and output membership functions considered as singletons, also in defuzzifier interface, Center Of Area (COA) method is used.

Final architecture is a 3×3 analog fuzzy controller in which 9 fuzzy rules are accessible. Two inputs of controller have three segment membership functions. This controller is a general purpose analog fuzzy controller (3×3) in which input membership functions and fuzzy rules are changable externally. This structure can be implemented in less than 0.7 mm^2 in a $1.2 \mu \text{m}$, CMOS technology. The maximum delay in output is about 160 nSec that corresponds to 6.25 MFLIPS. Also it is an outline of an analog fuzzy controller chip with 40 pins include membership functions and rules control pins.

The material is partitioned into five chapters. A brief outline of the following chapters is given below.

Chapter 2 under title "Fundumentals of Fuzzy Set Theory and Fuzzy Logic" is a theoretic base for the next chapters. Therefore it contains many examples in order to better teaching. In this chapter we give some of the basic definitions used in fuzzy set theory and fuzzy logic. The terms defined include, fuzzy set, operations on fuzzy sets, extention principle, fuzzy numbers, linguistic variables and fuzzy relation.

Chapter 3 under title "Fuzzy Logic Control Strategy" deals with control engineering on the basis of fuzzy sets. In this chapter fuzzy control theory and basic configuration of fuzzy controller is explained Briefly. Also various implementations of fuzzy controllers and a brief historical review of fuzzy chips design has been mentioned.

In chapter 4 under title "Synthesis of Analog Fuzzy Functional Blocks" we describe fuzzy functional blocks include Fuzzifier, Inference engine and Defuzzifier separately. The new fuzzifier and defuzzifier realizations with HSPICE simulation results are brouth up.

In chapter 5 under title "Analog Fuzzy Logic Controller" (3 × 3 architecture) to confirm the performance of the presented structures, circuits mentioned in chapter 4 are connected in a 3 × 3 fuzzy logic controller configuration. Also simulation results of some tests for determining performance characteristics are reported. These tests includes pulse response of the controller and it's response to inputs that are swept along the diagonal of the input state space. Also HSPICE simulation of the fuzzy controller working in a feedback loop include step response and its performance in control loop are discussed.

Chapter 6 summerizes the major results of the thesis, and discusses possible future research works.