In this paper we will explore how to use the Cadence Conformal LEC tool capabilities to verify different types of designs, based on the experiences of various projects at Intel. In particular, we will focus on the Conformal Ultra capability for verifying complex data-path synthesis and layout.. As an example, we will present a 1 Gigabit Ethernet chip with around 10 million standard cells. At fi...