The growing demand for mobile and handheld devices requires efficient low-power designs and methodologies providing acceptable levels of performance. This project studies the effects of power-management techniques, specifically clock-gating, for a general-purpose, MIPS-architecture processor. The implementation begins as a behavioral HDL model, and is converted to a synthesized model, for which...