latched before the output signals in the bundle are stable. The algorithm used to detect delay faults in the processing logic of the ASC is similar to that exploited in delay testing of combinational circuits [15]. Basically, the pair of test patterns < , > must be applied to the inputs of the combinational circuit to detect its delay path fault. The pair < , > is made up of < @ , @ >, where an...