This work presents a macro model for discrete-time sigma‒delta modulators, which can significantly reduce the simulation time compared to transistor level circuits. The proposed is realized by effectively combining active and passive ideal circuit components with Verilog-A modules. As such, since true representation of actual circuit, moderately good accuracy be obtained. In addition, includes ...