The gate-all-around nanowire transistor, due to its extremely tight electrostatic control and vertical integration capability, is a highly promising candidate for sub-5 nm technology nodes. In particular, the junctionless transistors are scalable with reduced variability avoidance of steep source/drain junction formation by ion implantation. Here dual-gated p-type field effect transistor demons...