no abstract available

Previous papers [1,2] have described our implementation of a small prototype processor and control unit for associative computing, called the ASC Procesor. That initial prototype was implemented on an Altera education board using an Altera FLEX 10K FPGA, and was limited to an unrealistic 4 Processing Elements (PEs). This paper describes a more complete implementation — a scalable ASC processor ...

Currently KERI is participating a project whose goal is to develop the Korean High Speed Train(KHST) with maximum speed of 350kph. KERI’s responsibility is the electrical system engineering that includes engineering design of an on-board computer system for diagnosis and control of trainset and electrical/mechanical devices. A system engineering approach of the design is performed in order to g...

The UCSC Kestrel parallel processor is a single-board linear array processor with 512 8-bit processing elements. In the process of building the machine, we have touched nearly all aspects of computer engineering, from VLSI layout to board design and debugging, and from device drivers to new algorithm development. The programmable array is primarily designed for several core algorithms from comp...

Many lecture recording and presentation systems transmit slides or chalkboard content along with a small video of the instructor. As a result, two areas of the screen are competing for the viewer’s attention, causing the widely known split-attention effect. Face and body gestures, such as pointing, do not appear in the context of the slides or the board. To eliminate this problem, this article ...

Binarization of Black/Green Board Data Captured by Mobile 1 Puneet, 2 Naresh Kumar Garg 1 Department of Computer Science & Engineering, GRDIET, Bathinda, Punjab, India 2 Department of Computer Science & Engineering, GZSPTU Campus, Bathinda, Punjab, India __________________________________________________________________________________________ Abstract: This paper deals with the binarization of...

The growing interest in pulse-mode processing by neural networks is encouraging the development of hardware implementations of massively parallel networks of Integrate-and-Fire (I&F) neurons distributed over multiple chips. Address-event representation (AER) has long been considered a convenient transmission protocol for spike based neuromorphic devices. One missing, long-needed feature of AER-...

With the development of future spacecraft formations comes a number of complex challenges such as maintaining precise relative position and specified attitudes, as well as being able to communicate with each other. More generally, with the advent of spacecraft formations, issues related to performing on-board and automatic data computing and analysis as well as decision planning and scheduling ...

The climate change that affects our planet is constantly causing natural disasters, due to the increase in temperature, development of extreme rains, rivers overflow; Thus, phenomena such as earthquakes cause destruction bridges and can tsunamis, among other also occur. Current technology allows us observe what happening on thanks use terrestrial observation satellites, these satellite systems,...