This paper outlines a method for calibrating a superscalar processor performance model. It is adapted from and integrates well with the existing tools and method used in industry for hardware functional validation. The goal of this study is to identify the risks of developing a performance model with inspection-based validation. It is shown that such a model can exhibit major latency and behavi...
