This paper presents enhancement in the speed performance of Conventional Wallace tree multiplier by reducing the partial products. Wallace tree multiplier is fabricated using 90nm CMOS technology. In this particular work, we have used 3:2 compressor, 4:2 compressor, 5:2 compressor and carry propagate adder (CPA) to reduce the partial products of conventional Wallace tree multiplier and in compr...

We thank Nancy Wallace for helpful comments and criticism.

S. P. Goyal,1 Pranay Goswami,1 and H. Silverman2 1Department of Mathematics, University of Rajasthan, Jaipur 302004, India 2Department of Mathematics, College of Charleston, Charleston, SC 29424, USA Correspondence should be addressed to H. Silverman, [email protected] Received 25 September 2007; Revised 19 February 2008; Accepted 21 May 2008 Recommended by Dorothy Wallace We derive subordina...

Dr. Michael Shermer, publisher of Skeptic magazine and a monthly columnist for Scientific American, presents his most popular lecture on science, pseudoscience, and superstitions, explaining mysteries and exploring the psychology of why people believe them. In the process, Dr. Shermer will consider how science works by looking at how it does not work. Dr. Michael Shermer is the Founding Publish...

Power consumption has become a critical concern in today’s VLSI system design. The growing market for fast floating-point co-processors, digital signal processing chips, and graphics processor has created a demand for high speed, area-efficient multipliers. The Modified Booth Recoding method is widely used to generate the partial products for implementation of large parallel multipliers, which ...

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the followinghigh speed, low power consumption, regularity of layout and hence less area or even combination of them ...

This paper presents high speed digital Finite Impulse Response (FIR) filter relying on Wallace tree multiplier and Carry Select Adder (CSLA). Adder has three architectures such as basic CSLA using RCA (Ripple Carry Adder), CSLA using BEC (Binary to Excess-1 Converter) and CSLA using D-latch. In this paper we propose 4tap FIR Filter architecture using 16-bit CSLA using D-latch and 8-bit Wallace ...

We thank Nancy Wallace for helpful comments and criticism.