Design parameters interact in complex ways in modern processors, especially because out-of-order issue and decoupling buffers allow latencies to be overlapped. Tradeoffs among instruction-window size, branch-prediction accuracy, and instructionand datacache size can change as these parameters move through different domains. For example, modeling unrealistic caches can underor over-state the ben...