This work analyzes the performance of reduced precision redundancy (RPR) error mitigation technique using fast Fourier transform (FFT) as a case study. To this purpose, several configurations an FFT IP design were implemented in field-programmable gate array (FPGA) triple modular (RP-TMR) and tested under proton irradiation fault injection. The cross section, sensitivity to common-mode failures...