Memristive device based passive crossbar arrays hold a great promise for high-density and non-volatile memories. A significant challenge of ultra-high density integration of these crossbars is unwanted sneakpath currents. The most common way of addressing this issue today is an integrated or external selecting device to block unwanted current paths. In this paper, we use a memristive device wit...

Acknowledgements I would like to express my gratitude to my advisor Dr. Kenneth J. Christensen for providing me tremendous opportunities and support. He has opened the door for me to pursue an academic career, and has mentored me to a great extent. I would not have been able to come this far, had I not had his valuable advice throughout my Ph.D. studies. I would like to thank my committee: of S...

• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website. • The final author version ...

Crossbars are key components of communication switches used to construct multiprocessor interconnection networks. For a fixed number of nodes, larger crossbars result in reduced probability of conflicts and allows packets to traverse the network in fewer hops. However, increasing the size of the crossbar also increases the delay of the arbiter used to resolve conflicting requests. The increased...

The capability of providing quality of service (QoS) in packet switches of computer networks is critical to implementation of distributed multimedia systems. The buffered crossbar switching architecture is promising to achieve high performance without complex implementation. In this paper, we study the problem of resource allocation to aggregated traffic classes in buffered crossbar switches fo...

We present the architecture and practical VLSI implementation of a 4-Tb/s single-stage switch. It is based on a combined input-and crosspoint-queued structure with virtual output queuing at the ingress, which has the scalability of input -buffered switches and the performance of output-buf-fered switches. Our system handles the large fabric-internal transmission latency that results from packag...

The increasing demand for higher data rates on the Internet requires routers that deliver high performance for high-speed connections. Nowadays high speed routers use the buffered crossbar switches, which have been the interest for research and commercialization. In this paper, a study is made on the importance of buffered crossbar switches and their scheduling algorithms. A comparative analysi...

-Crosspoint buffered crossbar switches have gained much attention due to simple distributed scheduling algorithms. However, almost all the algorithms proposed for buffered crossbar switches either have unsatisfactory scheduling performance under non-uniform traffic or poor service fairness between input traffic flows. In order to overcome the disadvantages, in this paper we propose a novel effi...

Buffering and Deflection routing are two commonly methods used in resolving packet contention in the crossbar switches between levels in a hierarchical ring interconnection networks. However, each method is limited its own ways. To improve the performance, we propose a new hybrid routing algorithm which uses both buffering and deflection. Our extensive simulation results show that this combined...

In this paper, we present a systematic design and implementation of reconfigurable interconnects on demand. The proposed on-chip interconnection network provides identical physical topologies to logical topologies for given applications. The network has been implemented with parameterized switches, dynamically multiplexed by a traffic controller. Considering practical media applications, a mult...