نتایج جستجو برای: حافظه dram

تعداد نتایج: 6485  

2000
Brian Davis Trevor Mudge Bruce Jacob Vinodh Cuppu

This paper describes a performance examination of the DDR2 DRAM architecture and the proposed cache-enhanced variants. These preliminary studies are based upon ongoing collaboration between the authors and the Joint Electronic Device Engineering Council (JEDEC) Low Latency DRAM Working Group, a working group within the JEDEC 42.3 Future DRAM Task Group. This Task Group is responsible for develo...

1988
PINAKI MAZUMDER

-Ihis paper presents a testable design of dynamic randomaccess memory (DRAM) architecture which allows one to access multiple cells in a word l i e simultaneously. The technique utilizes the two-dimensional (2D) organization of the DRAM and the resulting speedup of the conventional algorithms is considerable. This paper specifically investigates the failure mechanisms in the three-dimensional (...

2012
Amit Kumar Deepak Chaudhary Manoj Kumar B. J. Choi D. S. Jeong S. K. Kim C. Rohde S. Choi J. H. Oh H. J. Kim C. S. Hwang K. Szot R. Waser B. Reichenberg J. J. Yang F. Miao M. D. Pickett D. A. A. Ohlberg D. R. Stewart C. N. Lau D. B. Strukov G. S. Snider J. Choi J. Song K. Jung Y. Kim H. Im W. Jung H. Kim Y. H. Do J. S. Kwak K. M. Kim Y. C. Shin

Resistance switching random access memory (RRAM) has drawn considerable attention for the application in nonvolatile memory element in semiconductor memory devices. A ZnO thin film now assumed to be useful for dynamic random access memory (DRAM) cell. In this paper we provide a framework to its use as a switching ON or OFF in DRAM cell. In this type of memory cell the ZnO thin film has a lot of...

2012
Arthur Mutter

Routers are the prevalent type of network nodes in today’s Internet. A router processes incoming packets and forwards them towards their destination. Core routers, i. e., routers that operate in the core of the Internet, contain up to hundreds and more ports to be able to interconnect many network segments. Temporary unbalanced traffic between the ports of a router can lead to overload situatio...

2017
Carlos Navarro Meng Duan Mukta Singh Parihar Fikru Adamu-Lema Stefan Coseman Joris Lacord Kyunghwa Lee Carlos Sampedro Binjie Cheng Hassan El Dirani Jean-Charles Barbe Pascal Fonteneau Seong-Il Kim Sorin Cristoloveanu Maryline Bawedin Campbell Millar Philippe Galy Cyrille Le Royer Siegfried Karg Heike Riel Paul Wells Yong-Tae Kim Asen Asenov Francisco Gamiz

2D numerical simulations are used to demonstrate the Z-FET as a competitive embedded capacitor-less DRAM cell for low-power applications. Experimental results in 28 nm FD-SOI technology are used to validate the simulations prior to downscaling tests. Default scaling, without any structure optimization, and enhanced scaling scenarios are considered before comparing the bit cell area consumption ...

2010
Wei Mi Xiaobing Feng Jingling Xue Yao-Cang Jia

DRAM row buffer conflicts can increase the memory access latency significantly for single-threaded applications. In a chip multiprocessor system, multiple applications competing for DRAM will suffer additional row buffer conflicts due to interthread interference. This paper presents a new hardware and software cooperative DRAM bank partitioning method that combines page coloring and XOR cache m...

2001
Sunho Chang Lee-Sup Kim

The trade-off in designing merged DRAM logic (MDL) is explored for video signal processing. Computing requirements and memory bandwidths are quantitatively analyzed in the programmable MDL architecture. The number of processing elements (NPE) and the number of bus width (NBW) are obtained as a function of macro block rate, clock frequency, data rate, and number of clock/memory access cycles. Op...

Journal: :IEEE Trans. VLSI Syst. 2002
Wei-Chung Cheng Massoud Pedram

This paper presents an irredundant encoding technique to minimize the switching activity on a multiplexed Dynamic RAM (DRAM) address bus. The DRAM switching activity can be classified either as external (between two consecutive addresses) or internal (between the row and column addresses of the same address). For external switching activity in a sequential access pattern, we present a power-opt...

2002
Zaid Al-Ars Ad J. van de Goor

To limit the exponential complexity required to analyze the dynamic faulty behavior of DRAMs, algorithms have been published to approximate the faulty behavior of DRAM cell defects. These algorithms, however, have limited practical application since they are based on generic memory operations (writes and reads) rather than the DRAM specific operations (activation, precharge, etc.). This paper e...

2003
Virantha N. Ekanayake Rajit Manohar

We present the design of a high performance on-chip pipelined asynchronous DRAM suitable for use in a microprocessor cache. Although traditional DRAM structures suffer from long access latency and even longer cycle times, our design achieves a simulated core sub-nanosecond latency and a respectable cycle time of 4.8ns in a standard 0.25um logic process. We also show how the cycle time penalty c...

نمودار تعداد نتایج جستجو در هر سال

با کلیک روی نمودار نتایج را به سال انتشار فیلتر کنید