Power is widely considered the only real limiter for Moore’s Law in the next decade [Gelsinger, 2004]. Indeed, IBM CTO B. Meyerson has claimed that CMOS process scaling has already stopped between 130nm and 90nm due to power limitations [Clarke, 2004]. Existing methods for physical synthesis, however, have primarily targeted timing closure and are inadequate to meet the challenge of low-power p...