A single event causing a double-node upset is likely to occur in nanometric complementary metal-oxide-semiconductor (CMOS). Contemporary hardened latch designs are insufficient meeting high reliability, low power consumption, and delay. This paper presents novel soft error latch, known as loop interlocked (LIHL). consists of four modified cross-coupled elements, based on dual storage cell (DICE...