Lokeshwar Reddy Chintala
Elecctrical Engineering, CVR College of Engineering
[ 1 ] - Design and Performance Analysis of 7-Level Diode Clamped Multilevel Inverter Using Modified Space Vector Pulse Width Modulation Techniques
In this paper, a 7-level Diode Clamped Multilevel Inverter (DCMLI) is simulated with three different carrier PWM techniques. Here, Carrier based Sinusoidal Pulse Width Modulation (SPWM), Third Harmonic Injected Pulse Width Modulation (THIPWM) and Modified Carrier-Based Space Vector Pulse Width Modulation (SVPWM) are used as modulation strategies. These modulation strategies include Phase Dispos...
Co-Authors