Implementation of a programmable neuron in CNTFET technology for low-power neural networks

author

Abstract:

Circuit-level implementation of a novel neuron has been discussed in this article. A low-power Activation Function (AF) circuit is introduced in this paper, which is then combined with a highly linear synapse circuit to form the neuron architecture. Designed in Carbon Nanotube Field-Effect Transistor (CNTFET) technology, the proposed structure consumes low power, which makes it suitable for the implementation of high-throughput Neural Networks (NNs). The main advantage of the proposed AF circuit is its higher accuracy for the generation of hyperbolic tangent function compared to the previously reported works. Moreover, the programmability feature for the slope and the position shifting enhances the adaptability of the designed neuron for different types of neural systems, especially Multi-Layer Perceptrons (MLPs). There is also excellent compatibility between the synapse and activation circuits, which illustrates another notable privilege of the proposed neuron. Simulations using HSPICE for CNTFET 32 nm standard process have been carried out for the designed scheme to indicate the correct operation. Based on the results, all of the claimed advantages can be proved clearly while the power dissipation is 6.11µW from the 0.9V power supply. Also, an accuracy of 98% has been achieved for the AF circuit.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

Design of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers

In this article a low power and low latency 4-2 compressor has been presented. By using modified truth table and Pass Transistor Logic (PTL) a novel structure has been proposed which outperforms previous designs from the frequency of operation view point. The proposed design method has reduced the total transistor count considerably which will lead to reduced power consumption and smaller activ...

full text

Design of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers

In this article a low power and low latency 4-2 compressor has been presented. By using modified truth table and Pass Transistor Logic (PTL) a novel structure has been proposed which outperforms previous designs from the frequency of operation view point. The proposed design method has reduced the total transistor count considerably which will lead to reduced power consumption and smaller activ...

full text

A new circuit model for the Parameters in equations of low power Hodgkin-Huxley neuron cell

In this paper, α and β parameters and gating variables equations of Hodgkin-Huxley neuron cell have been studied. Gating variables show opening and closing rate of ion flow of calcium and potassium in neuron cell. Variable functions α and β, are exponential functions in terms of u potential that have been obtained by Hodgkin and Huxley experimentally to adjust the equations of neural cells. In ...

full text

Efficient Parameters Selection for CNTFET Modelling Using Artificial Neural Networks

In this article different types of artificial neural networks (ANN) were used for CNTFET (carbon nanotube transistors) simulation. CNTFET is one of the most likely alternatives to silicon transistors due to its excellent electronic properties. In determining the accurate output drain current of CNTFET, time lapsed and accuracy of different simulation methods were compared. The training data for...

full text

investigating the integration of translation technologies into translation programs in iranian universities: basis for a syllabus design in translation technology

today, information technology and computers are indispensable tools of any profession and translation technologies have become an indispensable part of translator’s workstation. with the increasing demands for high productivity and speed as well as consistency and with the rise of new demands for translation and localization, it is necessary for translators to be familiar with market demands an...

HYREP: A Hybrid Low-Power Protocol for Wireless Sensor Networks

In this paper, a new hybrid routing protocol is presented for low power Wireless Sensor Networks (WSNs). The new system uses an integrated piezoelectric energy harvester to increase the network lifetime. Power dissipation is one of the most important factors affecting lifetime of a WSN. An innovative cluster head selection technique using Cuckoo optimization algorithm has been used in the desig...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 11  issue 2

pages  120- 129

publication date 2020-04-01

By following a journal you will be notified via email when a new issue of this journal is published.

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023