Efficient FPGA Implementation of the Basic Receiving Functions for Aeronautical Reconfigurable Data-Link
نویسندگان
چکیده
Rice Michael, Padilla Marc, Nelson Brent, "On FM De-modulators in Software Defined Radios Using FPGAs", Grant no. 0801876, I/UCRC Program of the National Science Foundation, Provo, Utah, October 2009 Volder Jack, "The CORDIC trigonometric computing technique", IRE Transactions on Electronic Computers, vol. 8, no. 3, September 1959, pp. 330-334 Andraka Ray, "A survey of CORDIC algorithms for FPGA based computers", Proceedings of the ACM/SIGDA sixth international symposium on Field programmable gate arrays, Monterey, CA, February 22-24 1998, pp. 191-200 Meyr Heinrich, Moeneclaey Marc, Fechtel Stefan A. , "Digital Communication Receivers, Synchronization, Channel Estimation and Signal Processing", vol. 2, Wiley,
منابع مشابه
Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey
Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...
متن کاملDesign Of Basic Receiving Functions For An SDR Based Communication System
The paper focuses on the design and implementation of the base-band basic receiving functions, for a binary CP-FSK demodulator pilot study, as independent modules of a complete Reconfigurable Data-Link (RDL). A model-based approach and Software Defined Radio (SDR) paradigm are used for the design. The implementation will be executed on Field-Programmable Gate Array (FPGA) based hardware.
متن کاملFPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملRun-time Reconfigurable Implementation of Dsp Algorithms Using Distributed Arithmetic
This paper describes the reconfigurable implementation of a digital filter in an FPGA device. The filter implemented is a Laplacian filter which is used in DSP and image processing applications. For an efficient FPGA implementation of the filter, distributed arithmetic techniques were used. For a run-time reconfigurable implementation, the JBits SDK was used, which allows partial reconfiguratio...
متن کاملIncreasing Efficiency by Partial Hardware Reconfiguration: Case Study of a Multi-Controller System
Static FPGA (Field Programmable Gate Arrays) designs are efficient for data flow oriented applications while they are inefficient for control flow. We show that partial dynamic reconfigured designs can be more efficient than static designs, if the application contains exclusive coarse grain sections. Our case study is a multi-controller system, where various controller modules are exchanged dur...
متن کامل