Improved Isolated RESURF Technology for a Multi Power BCD Process

نویسندگان

  • T. H. Kwon
  • Y. C. Choi
  • S. K. Lee
  • C. J. Kim
  • H. S. Kang
چکیده

In order to reduce on state resistance of LDMOS transistor, it is necessary to use RESURF structure. However, conventional isolated RESURF structures cannot be used in a multi power BCD process because of the breakdown voltage dependence on epi thickness. Accordingly, we had to use non RESURF LDMOS transistor that has higher on state resistance than RESURF LDMOS transistor in a multi power BCD process. In this paper, we suggested a new isolated RESURF LDMOS structure whose breakdown voltage is independent of epi thickness, and applied this structure to the multi power BCD process that provides 5V CMOS, 20V vertical NPN transistor and 40V / 60V LDMOS transistors. Consequently, we could lower 34 ~ 49% on state resistance of the LDMOS transistors. This newly designed isolated RESURF LDMOS structure will be very useful for many multi power BCD processes

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A p+/p-buffer/n-epi cmos compatible high-side RESURF LDMOS transistor for Power IC applications

Realising a higher voltage application utilising bridge topologies in CMOS Power IC CMOS technology presents integration and design issues that must be solved by careful selection of the manufacturing process architecture. In this paper, we present a solution that uses a p+/p-buffer/n-epi stack to implement a 100V RESURF N-channel LDMOS high-side compatible power transistor. The device was deve...

متن کامل

بهبود الگوریتم خوشه بندی مشتریان برای توزیع قطعات یدکی با رویکرد داده کاوی (k-means)

Customer classification using k-means algorithm for optimizing the transportation plans is one of the most interesting subjects in the Customer Relationship Management context. In this paper, the real-world data and information for a spare-parts distribution company (ISACO) during the past 36 months has been investigated and these figures have been evaluated using k-means tool developed for spa...

متن کامل

Impact of dielectric isolation technology on power ICs - Power Semiconductor Devices and ICs, 1991. ISPSD '91., Proceedings of the 3rd International Sympos

Dielectric isolation(D1) is superior method for integrating any kinds of devices in a single chip. The success of a high voltage telecommunication IC. called SLIC, advanced the technology of D I . The next driving force will be high voltage and relatively large current power I C s , integrating a small power system unit into a single chip. This siuall scaled version of "system on chip" ICs will...

متن کامل

A Novel Generalized Topology for Multi-level Inverter with Switched Series-parallel DC Sources (RESEARCH NOTE)

This paper presents a novel topology of single-phase multilevel inverter for low and high power applications. It consists of polarity (Level) generation circuit and H Bridge. The proposed topology can produce higher output voltage levels by connecting dc voltage sources   in series and parallel. The proposed topology utilizes minimum number of power electronic devices which helps in reduction o...

متن کامل

Optimized design of BCD adder and Carry skip BCD adder using reversible logic gates

Abstract: Reversible logic is very essential for the construction of low power, low loss computational structures which are very essential for the construction of arithmetic circuits used in quantum computation, nano technology and other low power digital circuits. In the present paper an optimized and low quantum cost one digit BCD adder and an optimized one digit carry skip BCD adder using ne...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002