Developer-soluble Gap fill materials for patterning metal trenches in Via-first Dual Damascene process
نویسندگان
چکیده
This paper discusses a novel approach of using a developer-soluble gap fill material, wherein the gap fill material is coated in a layer thick enough to planarize all the topography and is then recessed using a standard 0.26N TMAH developer. The material recess process takes place in the same coater track where it is coated and therefore simplifies the process and increases wafer throughput. Performance and properties of two types of developer-soluble gap fill materials (EXP03049 and NCA2528) based on two different polymer platforms will be discussed in detail.
منابع مشابه
Mold Fabrication for 3D Dual Damascene Imprinting
Previously, a damascene process based on nanoimprint lithography has been proposed (Schmid G M, et al. in J Vac Sci Technol B 24(3) 1283, 2006) to greatly reduce the fabrication steps of metal interconnection in integrated circuit. For such a process to become a viable technique, a mold having two pattern levels with precise alignment between them must be fabricated first. To this end, this wor...
متن کاملSeed - layer deposition Patterning Insulator deposition and patterning Seed - layer deposition Seed layer Substrate
Damascene Cu electroplating for on-chip metallization, which we conceived and developed in the early 199Os, has been central to IBM's Cu chip interconnection technology. We review here the challenges of filling trenches and vias with Cu without creating a void or seam, and the discovery that electrodeposition can be engineered to give filling performance significantly better than that achievabl...
متن کاملVia-First Inter-Wafer Vertical Interconnects utilizing Wafer-Bonding of Damascene-Patterned Metal/Adhesive Redistribution Layers
Three-dimensional (3D) integration with through-die vias offer improved electrical performance compared to edgeconnected wire bonds in stacked-die assemblies. Monolithic wafer-level 3D integration offers the potential for a high density of micron-sized through-die vias necessary for highest performance of integrated systems. In addition, such wafer-level technologies offer the potential of lowe...
متن کاملEllipsometric Porosimetry: from Thin Films to Patterned Structures Characterization
For the sub-32 nm nodes, porous SiCOH dielectrics (p-SiCOH) are integrated using dual damascene patterning by etching trenches and vias directly into the porous material. Since p-SiCOH dielectrics exhibit a poor resistance to plasma treatments one challenge is to control the process conditions to minimize the plasma-induced damage. Until now Ellipsometric Porosimetry (EP) on blanket test wafers...
متن کاملVERY DEEP TRENCHES IN SILICON WAFER USING DRIE METHOD WITH ALUMINUM MASK
Abstract: In this paper, a DRIE process for fabricating MEMS silicon trenches with a depth of more than 250 m is described. The DRIE was produced in oxygen-added sulfur hexafluoride (SF6) plasma, with sample cooling to cryogenic temperature using a Plasmalab System 100 ICP 180 at different RF powers. A series of experiments were performed to determine the etch rate and selectivity of the some m...
متن کامل