System Bus Host Memory Main CPU Accelerator
نویسندگان
چکیده
منابع مشابه
Platform IO DMA Transaction Acceleration
Computer system IO (with accelerator, network, storage, graphics components) has been optimized to use descriptor-based direct memory access (DMA) operations to move data to and from relatively fast addressable system (or main) memory or cache structures. Traditionally, transactions between slower IO sub-systems and system memory have been done using a host bus/bridge adapter (HBA). Each IO int...
متن کاملEmbedded 3D Graphics Core for FPGA-based System-on-Chip Applications
This paper presents a 3D graphics accelerator core for an FPGA based system, and illustrates how to build a System-on-Chip containing a Xilinx MicroBlaze soft-core CPU and our 3D graphics accelerator core. The system is capable of running uClinux and hardware accelerated 3D graphics applications such as a VRML viewer. The 3D graphics core is connected to a PLB 64-bit on-chip bus, and can render...
متن کاملPartnership for Advanced Computing in Europe Accelerator Aware MPI Micro - benchmarking using CUDA , OpenACC and OpenCL
Recently MPI implementations have been extended to support accelerator devices, Intel Many Integrated Core (MIC) and nVidia GPU. This has been accomplished by changes to different levels of the software stacks and MPI implementations. In order to evaluate performance and scalability of accelerator aware MPI libraries, we developed portable micro-benchmarks to indentify factors that influence ef...
متن کاملA Primitive for Revealing Stealthy Peripheral-Based Attacks on the Computing Platform's Main Memory
Computer platform peripherals such as network and management controller can be used to attack the host computer via direct memory access (DMA). DMA-based attacks launched from peripherals are capable of compromising the host without exploiting vulnerabilities present in the operating system running on the host. Therefore they present a highly critical threat to system security and integrity. Un...
متن کاملPerformance and Bus Transfer Influences
Introduction Real-time systems which offer guaranteed response times need to schedule all resources, including CPU cycles, caches and bandwidths of buses. In this review we present a methodology how to schedule real-time requests for SCSI bus based IO and show measurements about the influences between SCSI, ATM and CPU traffic on the PCI bus and the local memory bus. We propose a slowdown facto...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007