Wafer-Scale VLSI Testing
نویسندگان
چکیده
1 Introduction In the manufacturing of VLSI integrated circuits (ICs), it would be desirable that the ICs undergo an accurate test directly on the wafer, before they are cut and packaged. This would save the cost of bounding and packaging the faulty ICs, which may be a relatively large fraction. However, accurate testing on the wafer can hardly be supported by the consolidated technology of testing machines. For this reason, the test of ICs on the wafer is usually limited to providing power, ground and a few signals, and to checking some basic electrical properties. This results in a test with limited coverage, which is unable to identify all faulty ICs. The ICs which pass the preliminary test (which may include a relatively large fraction of faulty ICs) must undergo a more accurate test and are possibly discarded after they have been bounded and packaged, an this may contribute heavily to the overall cost of the manufacturing process. Another drawback is that the test on the wafer proceeds sequentially, since the test machine must step over individual IC, and this implies that the time needed to test the entire wafer is quite long. A different approach to the functional manufacturing test of ICs on the wafer can be based upon concepts inherited from the V\VWHPOHYHOOGLDJQRVLVVWKHRU\ [1], which was introduced to diagnose systems composed by units able to perform mutual test. A test involves two units and, in principle, proceeds as follows: the WHVWLQJJXQLW provides a test input sequence to the WHVWHGGXQLW, which returns an output sequence. The testing unit compares the latter sequence with the expected output sequence and defines a WHVWWRXWFRPH, which is binary: 0 if the test passes and 1 otherwise. The set of all test outcomes (called V\QGURPH) is input to a controlling computer (called GLDJQRVHU), which executes a GLDJQRVLVV DOJRULWKP aimed at identifying the faulty units. The diagnosis algorithm partitions the set of all units into set. of units declared good, set) of units declared faulty, and set 6 of units declared VXVSHFW, i.e. those units which the algorithm is unable to classify as either good or faulty. The diagnosis is said to be FRUUHFW if units assigned to set. are actually fault-free and those assigned to set) are actually faulty. The diagnosis is said to be FRPSOHWH if every unit is classified as either good or faulty, i.e. set 6 is empty. A well-known diagnosis …
منابع مشابه
A Test Methodology for High Performance MCMs
Satellite and avionics applications represent an ideal application for the tremendous performance, cost, space, and reliability benefits of MCMs. These advantages are only realized, however, if accompanied by an efficient test strategy which verifies defect-free fabrication. This paper describes a methodology developed to test high performance VLSI CMOS ICs that have been mounted onto a multi-c...
متن کاملEmpirical Computation of Reject Ratio in VLSI Testing
Among significant components of testing cost are testlength, reject ratio, and lost-yield. In this paper a new approach is proposed to estimate the reject ratio. The empirical model is based on test-data properties that are believed to be invariant for a wide range of manufacturing technologies and types of tests. The analysis is carried out entirely in terms of the device test data, as might b...
متن کاملComparison-based Wafer Diagnosis Tolerating Comparator Faults
A promising application of comparison-based system-level diagnosis is the testing of VLSI chips during the manufacturing process. However, existing comparison models essentially overlook the test invalidation due to the physical faults in the com-parators. This paper proposes a comparison model which takes into account faults aaecting the com-parators and the syndrome generation circuitry. A co...
متن کاملWafer-scale VLSI implementations of pulse coupled neural networks
In this paper, we present a system architecture currently under development that will allow very large (>10 neurons, >10 synapses) reconfigurable networks to be built, in the form of interlinked dies on a single wafer. Reconfigurable routing and complex adaptation/plasticity across several timescales in neurons and synapses allow for the implementation of large-scale biologically realistic neur...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999