Thorough testing of any multiport memory with linear tests

The quality of tests, in terms of fault coverage and test length, is strongly dependent on the used fault models. This paper presents realistic fault models for multiport memories with p ports, based on defect injection and SPICE simulation. The results show that the fault models for -port memories consist of p classes: single-port faults, two-port faults,..., -port faults. In addition, the paper discusses the test procedure for such memories; it shows that the time complexity of the required tests is not exponential proportionally with , as published by different authors, but it is linear, irrespective of the number of ports of which the multiport memory consists.