CHAL - Control logic / Hardware Abstraction layer

نویسندگان

  • Marco Zennaro
  • Raja Sengupta
چکیده

Traffic control systems have reached a high level of sophistication: they are general purpose machines that can, in principle, run any traffic control software. The firmware they are running turns them into special purpose machines able to operate only according to some pre-defined rules. The firmware usually allows limited customizations through parameters, but it does not support the introduction of new control schemes. As a result, implementing a new traffic control scheme requires the re-implementation of the firmware, a complex task given the low-level programming required. The complexity of the task has created a rift between the academic community and the roadside equipment manufacturers’ community. As a result, the traffic control firmware does not benefit from the work and novel ideas of the academic community and it is often suboptimal when it comes to issue of interoperability, integration and cost-effectiveness. At the same time the efforts of the academic research are often wasted by an incorrect understanding of the underlying system: many sophisticated control schemes proposed by the researcher are never used because they are not implementable over the existing hardware. This paper introduces a software suite, the Tools for the development of Traffic Control Systems (TTCS), meant to bridge the gap between these two communities. The key concept is the introduction of the Control logic / Hardware Abstraction Layer (CHAL) between the control logic and the hardware, reducing the complexity of developing a new traffic control scheme. It enables the control designer to re-use the code developed in the design, testing and simulation phases directly on the traffic controller. Conforming to the CHAL architecture ensures that the design is implementable over the target hardware. Moreover CHAL decouples the control logic and the hardware (ensuring software portability), easing both hardware and software upgrades (avoiding the need to update the software when the hw changes and vice versa). A software library for the integration of Quadstone Paramics 5.4 into the CHAL architecture is presented.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Platform-Based Embedded Software Design for Multi-vehicle Multi-modal Systems

In this paper, we present a methodology for the design of embedded controllers for multi-vehicle multi-modal systems. Our methodology is predicated upon the principles of platform-based design, which uses layers of abstraction to isolate applications from low-level system details and yet provides enough information about the important parameters of the lower layers of abstraction, to modularize...

متن کامل

Hardware Abstraction Layer (HAL)

ION LAYER FOR IMPLEMENTATION OF EXTENSIONS IN PROGRAMMABLE NETWORKS Hardware Abstraction Layer (HAL)

متن کامل

Using Rewriting Logic to Generate Different Implementations of Polynomial Approximations in Coarse-Grained Architectures

A novel toolflow based in rewriting-logic is used to automatically generate polynomial approximations for arbitrary continous functions. The simple but powerful semantics of rewriting logic provide a natural mechanism for manipulating algebraic expressions, allowing the development to be done on a higher abstraction level while avoiding the unnecessary semantics required in hardware description...

متن کامل

Synthesizable Vhdl Code Generation from Data Flow Graph

This paper discusses how we generate a VHDL code for a DSP application described in a data ow graph(DFG). Because the generated VHDL code contains only synthesizable constructs and implements details of control logics we can easily transform it into a running hardware module using logic synthesis tools. This facility is very useful for DFG based high level system design tools including our code...

متن کامل

FPGA based hardware acceleration for elliptic curve public key cryptosystems

VHDL model descriptions can be processed by synthesis tools in order to derive a netlist of basic logic elements, which can then be fed into place and route tools. Based on this design flow Register Transfer Level (RTL) descriptions have proven to be well suited to efficiently design integrated circuits. In addition to using commercial synthesis tools, there is a lot of potential for applicatio...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007