Register bypassing in an asynchronous superscalar processor
نویسندگان
چکیده
منابع مشابه
An Optimal Instruction Scheduler for Superscalar Processor
Performance in superscalar processing strongly depends on the compiler’s ability to generate codes that can be executed by hardware in an optimal or near optimal order. Generating optimal code is an NP-complete problem. However, there is a need for highly optimized code, such as in superscalar or real-time systems. In this paper, an instruction scheduling scheme for optimizing a program trace i...
متن کاملAn Energy-Efficient Clustered Superscalar Processor
Power consumption is a major concern in embedded microprocessors design. Reducing power has also been a critical design goal for general-purpose microprocessors. Since they require high performance as well as low power, power reduction at the cost of performance cannot be accepted. There are a lot of device-level techniques that reduce power with maintaining performance. They select non-critica...
متن کاملSuperscalar Branch Instruction Processor
In this paper we describe the design of the branch unit that has been implemented in some models of the recently announced IBM AS/400 1. The branch unit we describe is a modification of the unit originally designed for the experimental IBM ESA/370 2 SCISM processor. The main feature of branch unit is its capability to remove branch instructions from the instruction stream dynamically and pre-pr...
متن کاملTowards an Asynchronous MIPS Processor
MIPS refers to a series of industry-standard, high-performance, low-power, 32and 64-bit RISC microprocessor architectures and cores for embedded systems produced by MIPS Technologies, Inc. A highly scalable architecture and a flexible licensing strategy render MIPS a very diverse design which wins across a broad spectrum of embedded markets. Examples include Sony PlayStation, Cisco Routers HP S...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Systems Architecture
سال: 2000
ISSN: 1383-7621
DOI: 10.1016/s1383-7621(99)00029-6